CS4382 Datasheet, PDF (11/42 Pages) Cirrus Logic – 114 dB, 192 kHz 8-Channel D/A Converter

CS4382
SWITCHING CHARACTERISTICS - CONTROL PORT - SPI^™ FORMAT
(For KQZ T_A = -10 to +70 °C; VLC = 1.8 V to 5.5 V; Inputs: Logic 0 = GND, Logic 1 = VLC, C_L = 30 pF)
Parameter
Symbol
Min
Max
CCLK Clock Frequency
f_sclk
-
M------C-----L----K--
2
RST Rising Edge to CS Falling
CCLK Edge to CS Falling
CS High Time Between Transmissions
CS Falling to CCLK Edge
CCLK Low Time
t_srs
500
-
(Note 22)
t_spi
500
-
t_csh
1.0
-
t_css
20
-
t_scl
--------1---------
-
MCLK
CCLK High Time
t_sch
--------1---------
-
MCLK
CDIN to CCLK Rising Setup Time
CCLK Rising to DATA Hold Time
Rise Time of CCLK and CDIN
Fall Time of CCLK and CDIN
t_dsu
40
-
(Note 23)
t_dh
15
-
(Note 24)
t_r2
-
100
(Note 24)
t_f2
-
100
Unit
MHz
ns
ns
µs
ns
ns
ns
ns
ns
ns
ns
Notes: 22. t_spi only needed before first falling edge of CS after RST rising edge. t_spi = 0 at all other times.
23. Data must be held for sufficient time to bridge the transition time of CCLK.
24. For F_SCK < 1 MHz.
RST
t _srs
CS
t _spi t _css
t _scl t _sch
t _csh
CCLK
t _r2
t _f2
C D IN
t _{dsu t dh}
Figure 4. Control Port Timing - SPI Format
DS514F1
11