HFBR-7924EWZ Datasheet, PDF(12/17 Page) AVAGO TECHNOLOGIES LIMITED – Four-Channel Pluggable Parallel Fiber Optic Transceiver Part of the Avago Technologies METRAK family

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

HFBR-7924EWZ Datasheet, PDF (12/17 Pages) AVAGO TECHNOLOGIES LIMITED – Four-Channel Pluggable Parallel Fiber Optic Transceiver Part of the Avago Technologies METRAK family

◁

Table 2.Transceiver Module Pad Description

Symbol

Din Ch 0 - 3 +/- through

Din Ch 0 - 3 +/-

Functional Description

Transmitter differential data inputs for channels 0 through 3: Data inputs are CML

compatible.

TX_DIS

TX_EN

TX_FAULT*

TX_RESET*

VEE_TX

VCC_TX

Transmitter Disable: LVCMOS Input (Internal pull down). Control input used to turn

off the transmitter optical outputs. High Active. VCSEL array is off when High. Normal

operation is enabled when Low.

Transmitter Enable: LVCMOS Input (Internal pull up). Control input used to enable the

transmitter optical outputs. High Active. VCSEL array is off when Low. Normal opera-

tion is enabled when High.

Transmitter Fault: LVCMOS Output. Transmitter status output indicating an eye-safety

over-current condition for any VCSEL, an out of temperature range condition and/or a

calibration data corruption detection. High output state indicates normal operation.

Low output state indicates the fault condition. An asserted FAULT* condition disables

the VCSEL array and is cleared by TX_RESET*.

Transmitter Reset: LVCMOS Input (Internal pull up). Control input used to reset the

transmitter logic functions. Active Low. VCSEL array is off when Low. Normal operation

is enabled when High.

Transmitter signal common. All transmitter voltages are referenced to this potential un-

less otherwise stated. Directly connect these pads to the PC board transmitter ground

plane.

Transmitter power supply.

Dout Ch 0 - 3 +/- through

Dout Ch 0 - 3 +/-

Receiver differential data outputs for channels 0 through 3: Data outputs are CML com-

patible. Data outputs are squelched for de-asserted Signal Detect.

Receiver Signal Detect: LVCMOS Output. Receiver status output indicating valid signal

in all channels. High output state (asserted) indicates valid optical inputs to each and

every channel. Low output state (de-asserted) indicates loss of signal at any of the

monitored receiver inputs. All channels are monitored.

DNC

Do NOT Connect. Do not connect to any electrical potential.

VEE_RX

Receiver signal common. All receiver voltages are referenced to this potential unless

otherwise stated. Directly connect these pads to the PC board receiver ground plane.

VCCA_RX

Pin preamplifier power supply rail.

VCCB_RX

Receiver quantizer power supply rail.

VCCA_RX and VCCB_RX can be connected to the same power supply. However, to insure maximum receiver sensitivity and

minimize the impact of noise from the power supply, it is recommended to keep the power supplies separate and to use the

recommended power supply filtering network on VCCA_RX (see Figure 8).

Module Case

Transceiver Case Common. Transceiver Case Common incorporates all exposed conduc-

tive surfaces and is electrically isolated from Transmitter Signal Common and Receiver

Signal Common.

▷