English
Language : 

ASSR-4128-302E Datasheet, PDF (1/11 Pages) AVAGO TECHNOLOGIES LIMITED – Form A, Solid State Relay (Photo MOSFET) (400V/0.10A/35Ohm)
ASSR-4118 , ASSR-4119 and ASSR-4128
Form A, Solid State Relay (Photo MOSFET)
(400V/0.10A/35)
Data Sheet
Description
The ASSR-41XX Series consists of an AlGaAs infrared
light-emitting diode (LED) input stage optically coupled
to a high-voltage output detector circuit. The detector
consists of a high-speed photovoltaic diode array and
driver circuitry to switch on/off two discrete high volt-
age MOSFETs. The relay turns on (contact closes) with a
minimum input current of 3mA through the input LED.
The relay turns off (contact opens) with an input voltage
of 0.8V or less.
The single channel configurations, ASSR-4118 and ASSR-
4119, are equivalent to 1 Form A Electromechanical Re-
lays (EMR), and the dual channel configuration, ASSR-
4128, is equivalent to 2 Form A EMR. They are available
in 4-pin SO, 6-pin DIP, 8-pin DIP and Gull Wing Surface
Mount for DIP packages. ASSR-4119 enables AC/DC and
DC-only output connections. For DC-only connection,
the output current, Io, increases to 0.2A and the on-re-
sistance, R(ON) reduces to 10.
Applications
 Telecommunication Switching
 Data Communications
 Industrial Controls
 Medical
 Security
 EMR / Reed Relay Replacement
Features
 Compact Solid-State Bi-directional Signal Switch
 Single and Dual Channel Normally-off Single-Pole-
Single-Throw (SPST) Relay
 400V Output Withstand Voltage
 0.1A or 0.2A Current Rating
(See Schematic for ASSR-4119 Connection A and B)
 Low Input Current: CMOS Compatibility
 Low On-Resistance: 8 Typical for DC-only,
25 Typical for AC/DC
 High Input-to-Output Insulation Voltage
(Safety and Regulatory Approvals Pending)
- 3750 Vrms for 1 min per UL1577
- CSA Component Acceptance
Functional Diagram
Opto-isolation
1
2
Single Channel, SPST Relay,
1 Form A in 4-Pin SO Package
4 Truth Table
LED Output
Off Open
On Close
3
CAUTION: It is advised that normal static precautions be taken in handling and assembly
of this component to prevent damage and/or degradation which may be induced by ESD.