ATMEGA48_14 Datasheet, PDF(76/377 Page) ATMEL Corporation – High endurance non-volatile memory segments

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

ATMEGA48_14 Datasheet, PDF (76/377 Pages) ATMEL Corporation – High endurance non-volatile memory segments

◁

ATmega48/88/168

ing inputs should be avoided to reduce current consumption in all other modes where the digital

inputs are enabled (Reset, Active mode and Idle mode).

The simplest method to ensure a defined level of an unused pin, is to enable the internal pull-up.

In this case, the pull-up will be disabled during reset. If low power consumption during reset is

important, it is recommended to use an external pull-up or pull-down. Connecting unused pins

directly to VCC or GND is not recommended, since this may cause excessive currents if the pin is

accidentally configured as an output.

14.3

Alternate port functions

Most port pins have alternate functions in addition to being general digital I/Os. Figure 14-5

shows how the port pin control signals from the simplified Figure 14-2 on page 72 can be over-

ridden by alternate functions. The overriding signals may not be present in all port pins, but the

figure serves as a generic description applicable to all port pins in the AVR microcontroller

family.

Figure 14-5. Alternate port functions(1).

PUOExn

PUOVxn

1

0

PUD

DDOExn

DDOVxn

1

0

PVOExn

PVOVxn

QD

DDxn

Q CLR

RESET

WDx

RDx

1

1

Pxn

0

QD

0

PORTxn

PTOExn

DIEOExn

Q CLR

DIEOVxn

1

0

SLEEP

RESET

WRx

RRx

WPx

SYNCHRONIZER

D SET Q

L CLR Q

DQ

PINxn

CLR Q

RPx

clk I/O

DIxn

AIOxn

PUOExn:

PUOVxn:

DDOExn:

DDOVxn:

PVOExn:

PVOVxn:

DIEOExn:

DIEOVxn:

SLEEP:

PTOExn:

Pxn PULL-UP OVERRIDE ENABLE

Pxn PULL-UP OVERRIDE VALUE

Pxn DATA DIRECTION OVERRIDE ENABLE

Pxn DATA DIRECTION OVERRIDE VALUE

Pxn PORT VALUE OVERRIDE ENABLE

Pxn PORT VALUE OVERRIDE VALUE

Pxn DIGITAL INPUT-ENABLE OVERRIDE ENABLE

Pxn DIGITAL INPUT-ENABLE OVERRIDE VALUE

SLEEP CONTROL

Pxn, PORT TOGGLE OVERRIDE ENABLE

PUD:

WDx:

RDx:

RRx:

WRx:

RPx:

WPx:

clkI/O:

DIxn:

AIOxn:

PULLUP DISABLE

WRITE DDRx

READ DDRx

READ PORTx REGISTER

WRITE PORTx

READ PORTx PIN

WRITE PINx

I/O CLOCK

DIGITAL INPUT PIN n ON PORTx

ANALOG INPUT/OUTPUT PIN n ON PORTx

Note: 1. WRx, WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port. clkI/O,

SLEEP, and PUD are common to all ports. All other signals are unique for each pin.

76

2545TâAVRâ05/11

▷