ATMEGA64_14 Datasheet, PDF (250/414 Pages) ATMEL Corporation – High-performance, Low-power Atmel AVR

Figure 124. TAP Controller State Diagram
1
Test-Logic-Reset
0
0
Run-Test/Idle ¹
Select-DR Scan ¹
0
1 _Capture-DR
0
Shift-DR
0
1
Exit1-DR
1
0
Pause-DR
0
1
0
Exit2-DR
1
Update-DR
1
0
ATmega64(L)
Select-IR Scan ¹
0
1
Capture-IR
0
Shift-IR
0
1
Exit1-IR
1
0
Pause-IR
0
1
0
Exit2-IR
1
Update-IR
1
0
TAP Controller
The TAP controller is a 16-state finite state machine that controls the operation of the Boundary-
scan circuitry, JTAG programming circuitry, or On-chip Debug system. The state transitions
depicted in Figure 124 depends on the signal present on TMS (shown adjacent to each state
transition) at the time of the rising edge at TCK. The initial state after a Power-on Reset is Test-
Logic-Reset.
As a definition in this datasheet, the LSB is shifted in and out first for all Shift Registers.
Assuming Run-Test/Idle is the present state, a typical scenario for using the JTAG interface is:
• At the TMS input, apply the sequence 1, 1, 0, 0 at the rising edges of TCK to enter the Shift
Instruction Register – Shift-IR state. While in this state, shift the four bits of the JTAG
instructions into the JTAG instruction register from the TDI input at the rising edge of TCK.
The TMS input must be held low during input of the 3 LSBs in order to remain in the Shift-IR
state. The MSB of the instruction is shifted in when this state is left by setting TMS high.
While the instruction is shifted in from the TDI pin, the captured IR-state 0x01 is shifted out
2490R–AVR–02/2013
250