ATMEGA88PV-10PU Datasheet, PDF (216/420 Pages) ATMEL Corporation – 8-bit Atmel Microcontroller with 4/8/16K Bytes In-System Programmable Flash

Figure 22-5. Data Packet Format
Aggregate
SDA
Data MSB
SDA from
Transmitter
SDA from
Receiver
SCL from
Master
SLA+R/W
1
2
Data LSB ACK
7
8
9
Data Byte
STOP, REPEATED
START or Next
Data Byte
22.3.5
Combining Address and Data Packets into a Transmission
A transmission basically consists of a START condition, a SLA+R/W, one or more data packets
and a STOP condition. An empty message, consisting of a START followed by a STOP condi-
tion, is illegal. Note that the Wired-ANDing of the SCL line can be used to implement
handshaking between the Master and the Slave. The Slave can extend the SCL low period by
pulling the SCL line low. This is useful if the clock speed set up by the Master is too fast for the
Slave, or the Slave needs extra time for processing between the data transmissions. The Slave
extending the SCL low period will not affect the SCL high period, which is determined by the
Master. As a consequence, the Slave can reduce the TWI data transfer speed by prolonging the
SCL duty cycle.
Figure 22-6 shows a typical data transmission. Note that several data bytes can be transmitted
between the SLA+R/W and the STOP condition, depending on the software protocol imple-
mented by the application software.
Figure 22-6. Typical Data Transmission
SDA
Addr MSB
Addr LSB R/W ACK
SCL
START
1
2
7
8
9
SLA+R/W
Data MSB
Data LSB ACK
1
2
7
8
9
Data Byte
STOP
22.4
Multi-master Bus Systems, Arbitration and Synchronization
The TWI protocol allows bus systems with several masters. Special concerns have been taken
in order to ensure that transmissions will proceed as normal, even if two or more masters initiate
a transmission at the same time. Two problems arise in multi-master systems:
• An algorithm must be implemented allowing only one of the masters to complete the
transmission. All other masters should cease transmission when they discover that they have
lost the selection process. This selection process is called arbitration. When a contending
master discovers that it has lost the arbitration process, it should immediately switch to Slave
mode to check whether it is being addressed by the winning master. The fact that multiple
216 ATmega48P/88P/168P
8025M–AVR–6/11