TS80C51RA2_02 Datasheet, PDF (13/83 Pages) ATMEL Corporation – High Performance 8-bit Microcontroller

TS8xC51Rx2
Dual Data Pointer
Register
Figure 3. Use of Dual Pointer
The additional data pointer can be used to speed up code execution and reduce code
size in a number of ways.
The dual DPTR structure is a way by which the chip will specify the address of an exter-
nal data memory location. There are two 16-bit DPTR registers that address the external
memory, and a single bit called DPS = AUXR1/bit0 (Table 4) that allows the program
code to switch between them (Refer to Figure 3).
External Data Memory
7
0
DPS
AUXR1(A2H)
DPTR1
DPTR0
DPH(83H) DPL(82H)
Table 4. AUXR1: Auxiliary Register 1
AUXR1
Address 0A2H
-
-
-
-
GF3
-
-
DPS
Reset value
X
X
X
X
0
X
X
0
Symbol
-
Function
Not implemented, reserved for future use ⁽¹⁾
DPS
Data Pointer Selection.
DPS
Operating Mode
0
DPTR0 Selected
1
DPTR1 Selected
GF3
This bit is a general purpose user flag⁽²⁾.
1.
User software should not write 1s to reserved bits. These bits may be used in future 8051
family products to invoke new feature. In that case, the reset value of the new bit will
be 0, and its active value will be 1. The value read from a reserved bit is
indeterminate.
2.
GF3 will not be available on first version of the RC devices.
13
4188A–8051–10/02