 English |
|
|
|
|
|
|
|
| ATMEGA8_10 Datasheet, PDF (11/25 Pages) ATMEL Corporation – 8-bit with 8K Bytes In-System Programmable Flash | |||
| |||
| ◁ |
Instruction Set Summary (Continued)
BRIE
k
BRID
k
DATA TRANSFER INSTRUCTIONS
MOV
Rd, Rr
MOVW
Rd, Rr
LDI
Rd, K
LD
Rd, X
LD
Rd, X+
LD
Rd, - X
LD
Rd, Y
LD
Rd, Y+
LD
Rd, - Y
LDD
Rd,Y+q
LD
Rd, Z
LD
Rd, Z+
LD
Rd, -Z
LDD
Rd, Z+q
LDS
Rd, k
ST
X, Rr
ST
X+, Rr
ST
- X, Rr
ST
Y, Rr
ST
Y+, Rr
ST
- Y, Rr
STD
Y+q,Rr
ST
Z, Rr
ST
Z+, Rr
ST
-Z, Rr
STD
Z+q,Rr
STS
k, Rr
LPM
LPM
Rd, Z
LPM
Rd, Z+
SPM
IN
Rd, P
OUT
P, Rr
PUSH
Rr
POP
Rd
BIT AND BIT-TEST INSTRUCTIONS
SBI
P,b
CBI
P,b
LSL
Rd
LSR
Rd
ROL
Rd
ROR
Rd
ASR
Rd
SWAP
Rd
BSET
s
BCLR
s
BST
Rr, b
BLD
Rd, b
SEC
CLC
SEN
CLN
SEZ
CLZ
SEI
CLI
SES
CLS
SEV
CLV
SET
Mnemonics
Operands
Branch if Interrupt Enabled
Branch if Interrupt Disabled
Move Between Registers
Copy Register Word
Load Immediate
Load Indirect
Load Indirect and Post-Inc.
Load Indirect and Pre-Dec.
Load Indirect
Load Indirect and Post-Inc.
Load Indirect and Pre-Dec.
Load Indirect with Displacement
Load Indirect
Load Indirect and Post-Inc.
Load Indirect and Pre-Dec.
Load Indirect with Displacement
Load Direct from SRAM
Store Indirect
Store Indirect and Post-Inc.
Store Indirect and Pre-Dec.
Store Indirect
Store Indirect and Post-Inc.
Store Indirect and Pre-Dec.
Store Indirect with Displacement
Store Indirect
Store Indirect and Post-Inc.
Store Indirect and Pre-Dec.
Store Indirect with Displacement
Store Direct to SRAM
Load Program Memory
Load Program Memory
Load Program Memory and Post-Inc
Store Program Memory
In Port
Out Port
Push Register on Stack
Pop Register from Stack
Set Bit in I/O Register
Clear Bit in I/O Register
Logical Shift Left
Logical Shift Right
Rotate Left Through Carry
Rotate Right Through Carry
Arithmetic Shift Right
Swap Nibbles
Flag Set
Flag Clear
Bit Store from Register to T
Bit load from T to Register
Set Carry
Clear Carry
Set Negative Flag
Clear Negative Flag
Set Zero Flag
Clear Zero Flag
Global Interrupt Enable
Global Interrupt Disable
Set Signed Test Flag
Clear Signed Test Flag
Set Twos Complement Overflow.
Clear Twos Complement Overflow
Set T in SREG
Description
2486XSâAVRâ06/10
ATmega8(L)
if ( I = 1) then PC â PC + k + 1
if ( I = 0) then PC â PC + k + 1
Rd â Rr
Rd+1:Rd â Rr+1:Rr
Rd â K
Rd â (X)
Rd â (X), X â X + 1
X â X - 1, Rd â (X)
Rd â (Y)
Rd â (Y), Y â Y + 1
Y â Y - 1, Rd â (Y)
Rd â (Y + q)
Rd â (Z)
Rd â (Z), Z â Z+1
Z â Z - 1, Rd â (Z)
Rd â (Z + q)
Rd â (k)
(X) â Rr
(X) â Rr, X â X + 1
X â X - 1, (X) â Rr
(Y) â Rr
(Y) â Rr, Y â Y + 1
Y â Y - 1, (Y) â Rr
(Y + q) â Rr
(Z) â Rr
(Z) â Rr, Z â Z + 1
Z â Z - 1, (Z) â Rr
(Z + q) â Rr
(k) â Rr
R0 â (Z)
Rd â (Z)
Rd â (Z), Z â Z+1
(Z) â R1:R0
Rd â P
P â Rr
STACK â Rr
Rd â STACK
I/O(P,b) â 1
I/O(P,b) â 0
Rd(n+1) â Rd(n), Rd(0) â 0
Rd(n) â Rd(n+1), Rd(7) â 0
Rd(0)âC,Rd(n+1)â Rd(n),CâRd(7)
Rd(7)âC,Rd(n)â Rd(n+1),CâRd(0)
Rd(n) â Rd(n+1), n=0..6
Rd(3..0)âRd(7..4),Rd(7..4)âRd(3..0)
SREG(s) â 1
SREG(s) â 0
T â Rr(b)
Rd(b) â T
Câ1
Câ0
Nâ1
Nâ0
Zâ1
Zâ0
Iâ1
Iâ0
Sâ1
Sâ0
Vâ1
Vâ0
Tâ1
Operation
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
Z,C,N,V
Z,C,N,V
Z,C,N,V
Z,C,N,V
Z,C,N,V
None
SREG(s)
SREG(s)
T
None
C
C
N
N
Z
Z
I
I
S
S
V
V
T
Flags
1/2
1/2
1
1
1
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
3
3
3
-
1
1
2
2
2
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
#Clocks
11
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese