|
ATF1508BE Datasheet, PDF (1/30 Pages) ATMEL Corporation – Highperformance CPLD | |||
|
Features
⢠High-density, High-performance Fully CMOS, Electrically-erasable Complex
Programmable Logic Device
â 128 Macrocells
â 5.0 ns Pin-to-pin Propagation Delay
â Registered Operation up to 333 MHz
â Enhanced Routing Resources
â Optimized for 1.8V Operation
â 2 I/O Banks to Facilitate Multi-voltage I/O Operation: 1.5V, 1.8V, 2.5V, 3.3V
â SSTL2 and SSTL3 I/O Standards
⢠In-System Programming (ISP) Supported
â ISP Using IEEE 1532 (JTAG) Interface
â IEEE 1149.1 JTAG Boundary Scan Test
⢠Flexible Logic Macrocell
â D/T/Latch Configurable Flip-flops
â 5 Product Terms per Macrocell, Expandable up to 40
â Global and Individual Register Control Signals
â Global and Individual Output Enable
â Programmable Output Slew Rate with Low Output Drive
â Programmable Open Collector Output Option
â Maximum Logic Utilization by Burying a Register with a Combinatorial Output and
Vice Versa
⢠Fully Green (RoHS Compliant)
⢠As Low As 10 µA Standby Current
⢠Power Saving Option During Operation Using PD1 and PD2 Pins
⢠Programmable Pin-keeper Option on Inputs and I/Os
⢠Programmable Schmitt Trigger Input Option on Input and I/O Pins
⢠Programmable Input and I/O Pull-up Option
⢠Unused I/O Pins Can Be Configured as Ground (Optional)
⢠Available in Commercial and Industrial Temperature Ranges
⢠Available in 100-lead TQFP and 132-ball CBGA
⢠Advanced Digital CMOS Technology
â 100% Tested
â Completely Reprogrammable
â 10,000 Program/Erase Cycles
â 20-year Data Retention
â 2000V ESD Protection
â 200 mA Latch-up Immunity
⢠Security Fuse Feature
⢠Hot-Socketing Supported
High-
performance
CPLD
ATF1508BE
3663AâPLDâ1/08
|
▷ |