English
Language : 

AX88196BLF Datasheet, PDF (15/86 Pages) ASIX Electronics Corporation – Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller with MII Interface
AX88196BLF
4.1.5 Aggregate Address Filter with Receive Configuration Setup
The final address filter decision depends on the destination address types, identified by the above 4 address match
filters, and the setup of parameters of Receive Configuration Register.
Definitions of address match filter result are as following:
Signal Value
Description
Phy
=1
Unicast Address Match
=0
Unicast Address not Match
Mul
=1
Multicast Address Match
=0
Multicast Address not Match
Bro
=1
Broadcast Address Match
=0
Broadcast Address not Match
VID
=1
VLAN ID Match
=0
VLAN ID not Match
AGG =1
Aggregate Address Match
=0
Aggregate Address not Match
The meaning of AB, AM and PRO signals, please refer to “Receive Configuration Register” RCR (offset 0Ch)
The meaning of VLANE signal, Please refer to “MAC Configure Register” MCR (offset 1Bh)
Aggregate Address Filter function will be:
Bro
AB
/Bro
/Mul
PRO
/Bro
Mul
AM
Phy
VID
VLANE
AGG
15
ASIX ELECTRONICS CORPORATION