AAT1232 Datasheet, PDF (14/17 Pages) Advanced Analogic Technologies – 24V 100mA Step-Up Converter

AAT1232
24V 100mA Step-Up Converter
EN/SET
Data Reg
T_HI
T_LO
T _LAT
1
2
n-1
n ≤ 16
0
TOFF
n-1
0
Figure 3: S²Cwire Timing Diagram to Program the Output Voltage.
S²Cwire Output Voltage Programming
The AAT1232 is programmed through the S²Cwire
interface according to Table 2. The rising clock
edges received through the EN/SET pin determine
the feedback reference and output voltage set-
point. Upon power up with the SEL pin low and
prior to S²Cwire programming, the default feed-
back reference voltage is set to 0.6V.
PCB Layout Guidelines
Boost converter performance can be adversely
affected by poor layout. Possible impact includes
high input and output voltage ripple, poor EMI per-
formance, and reduced operating efficiency. Every
attempt should be made to optimize the layout in
order to minimize parasitic PCB effects (stray
resistance, capacitance, inductance) and EMI cou-
pling from the high frequency SW node.
A suggested PCB layout for the AAT1232 boost
converter is shown in Figures 4 and 5. The follow-
ing PCB layout guidelines should be considered:
1. Minimize the distance from capacitor C1 and
C2 negative terminal to the PGND pins. This is
especially true with output capacitor C2, which
conducts high ripple current from the output
diode back to the PGND pins.
2. Place the feedback resistors close to the output
terminals. Route the output pin directly to resis-
tor R1 to maintain good output regulation. R3
should be routed close to the output GND pin.
3. Minimize the distance between L1 to D1 and
switching pin SW; minimize the size of the PCB
area connected to the SW pin.
4. Maintain a ground plane and connect to the IC
RTN pin(s) as well as the GND terminals of C1
and C2.
5. Consider additional PCB area on D1 cathode
to maximize heatsinking capability. This may
be necessary when using a diode with a high
thermal resistance.
6. When using the TDFN34-16 package, connect
paddle to SW pin or leave floating. Do not con-
nect to RTN/GND conductors.
Figure 4: AAT1232 Evaluation Board
Top Side.
14
Figure 5: AAT1232 Evaluation Board
Bottom Side.
1232.2006.12.1.3