A43E26161 Datasheet, PDF(17/44 Page) AMIC Technology – 1M X 16 BIT X 4 BANKS LOW POWER SYNCHRONOUS DRAM

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

A43E26161 Datasheet, PDF (17/44 Pages) AMIC Technology – 1M X 16 BIT X 4 BANKS LOW POWER SYNCHRONOUS DRAM

◁

4. CAS Interrupt (II) : Read Interrupted Write & DQM

(1) CL=2, BL=4

CLK

i) CMD

DQM

ii) CMD

DQM

iii) CMD

DQM

iv) CMD

DQM

(2) CL=3, BL=4

CLK

i) CMD

DQM

ii) CMD

DQM

iii) CMD

DQM

iv) CMD

DQM

v) CMD

DQM

RD WR

D0 D1 D2 D3

Hi-Z D0

Hi-Z

D0 D1 D2 D3

Q0 Hi-Z D0

Note 1

RD WR

D0 D1 D2 D3

DW0R D1 D2 D3

Hi-Z

D0 D1 D2 D3

Hi-Z

Note 2

A43E26161

* Note : 1. To prevent bus contention, there should be at least one gap between data in and data out.

2. To prevent bus contention, DQM should be issued which makes a least one gap between data in and data out.

(December, 2004, Version 1.0)

AMIC Technology, Corp.

▷