N04Q1618C2B Datasheet, PDF (7/13 Pages) AMI SEMICONDUCTOR – 4Mb Ultra-Low Power Asynchronous CMOS SRAM w/ Dual Vcc and VccQ for Ultimate Power Reduction 256K×16 bit POWER SAVER TECHNOLOGY

AMI Semiconductor, Inc.
Timing Test Conditions
Item
Input Pulse Level
Input Rise and Fall Time
Input and Output Timing Reference Levels
Output Load
Operating Temperature
N04Q1618C2B
Advance Information
0.1V_CC to 0.9 V_CC
5ns
0.5 V_CC
CL = 30pF
0 to +70^oC
Timing
Item
Read Cycle Time
Address Access Time
Page Mode Address Access Time
Chip Enable to Valid Output
Output Enable to Valid Output
Byte Select to Valid Output
Chip Enable to Low-Z output
Output Enable to Low-Z Output
Byte Select to Low-Z Output
Chip Disable to High-Z Output
Output Disable to High-Z Output
Byte Select Disable to High-Z Output
Output Hold from Address Change
Symbol
t_RC
t_AA
t_AAP
t_CO
t_OE
t_BE
t_LZ
t_OLZ
t_BZ
t_HZ
t_OHZ
t_BHZ
t_OH
-70
Min. Max.
70
70
70
70
35
70
10
5
10
0
20
0
20
0
20
10
-85
Min. Max.
85
85
85
85
45
85
10
5
10
0
20
0
20
0
20
10
-150
Min. Max.
150
150
150
150
75
150
10
5
10
0
20
0
20
0
20
10
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Write Cycle Time
Chip Enable to End of Write
Address Valid to End of Write
Byte Select to End of Write
Write Pulse Width
Address Setup Time
Write Recovery Time
Write to High-Z Output
Data to Write Time Overlap
Data Hold from Write Time
End Write to Low-Z Output
t_WC
t_CW
t_AW
t_BW,
t_WP
t_AS
t_WR
t_WHZ
t_DW
t_DH
t_OW
70
85
150
ns
50
60
120
ns
50
60
120
ns
50
60
120
ns
40
50
100
ns
0
0
0
ns
0
0
0
ns
20
20
20
ns
40
50
100
ns
0
0
0
ns
5
5
5
ns
Stock No. 23451-D 11/06
7
The specification is ADVANCE INFORMATION and subject to change without notice.