AMIS-720658 Datasheet, PDF (7/15 Pages) AMI SEMICONDUCTOR – Contact Image Sensor

AMIS-720658: Contact Image Sensor
Data Sheet
6.0 Recommended Operating Conditions
Table 3 lists the recommended operating conditions at 25^°C.
Table 3: Recommended Operating Conditions at 25^°C
Parameter
Symbol Min. Typ. Max. Units
Power supply
Vdd
3.1 3.3
3.5
V
Clock input voltage high level ⁽¹⁾
Vih
2.8
V
Clock input voltage low level ⁽¹⁾
Vil
0.5
V
Reference voltage ⁽²⁾
VREF
1.1
1.2
1.3
V
Clock frequency ⁽³⁾
0.5 3.0
4.0
MHz
Pixel rate ⁽⁴⁾
Integration time (line scan rate) ⁽⁵⁾
First die
Tint
Subsequent die
Clock pulse duty cycle ⁽⁶⁾
0.5 3.0
4.0
MHz
107
86
50
µs
µs / die
%
Resistive load on Vout
5
KΩ
Capacitive load on Vout
50
pF
Notes:
1. Applies to all clocks; GBST, SI and CLK.
2. The dark level is set by the voltage on VREF and which must be applied externally, to a voltage of 1.2V for optimal module operation.
3. Although the device will operate with a pixel rate of less than 500 kHz, it is recommended that the device be operated above 500 kHz to maintain performance
characteristics. Operating below 500 kHz may result in leakage current degradation.
4. One pixel is clocked out for every clock cycle.
5. Tint is the integration time of a single sensor and is the time between two start pulses. The minimum integration time is the time it takes to clock out 82 inactive pixels
and 344 active pixels for the 600dpi mode, or 82 inactive pixels and 172 active pixels for the 300dpi mode, at a given frequency.
However, if several sensors are cascaded together in a module then the minimum integration time for the 600dpi mode is the time it takes to clock out 82 inactive pixels
and 344 active pixels from the first sensor and 344 pixels from each of all subsequent sensors, at a given frequency.
Similarly, for cascaded sensors in the 300dpi mode, the minimum integration time is the time it take to clock out 82 inactive pixels and 172 active pixels from the first
sensor and 172 pixels from each of all subsequent sensors, at a given frequency.
6. The clock duty cycle is defined as the ratio of the positive duration of the clock to its period.
7.0 Absolute Maximum Ratings
Table 4: Absolute Maximum Ratings
Parameter
Power supply voltage (Vdd)
Clock input voltage high level (Vih) ⁽¹⁾
Clock input voltage low level (Vil) ⁽¹⁾
Operating temperature
Operating humidity
Storage temperature
Storage humidity
Note:
1. Applies to all clocks.
Symbols
Vdd
Vih
Vil
Max.
8
Vdd + 0.3
-0.3
-10 to +50
+10 to +85
-25 to +75
+10 to +90
Units
V
V
V
°C
RH%
°C
RH%
AMI Semiconductor – Jul 06, M-20503-007
7
www.amis.com