English
Language : 

EPM7160STC100-10 Datasheet, PDF (43/66 Pages) Altera Corporation – Programmable Logic Device Family
MAX 7000 Programmable Logic Device Family Data Sheet
Table 30. EPM7064S Internal Timing Parameters (Part 2 of 2) Note (1)
Symbol
Parameter
Conditions
Speed Grade
Unit
-5
-6
-7
-10
Min Max Min Max Min Max Min Max
tFSU
Register setup time of fast
input
tFH
Register hold time of fast
input
tRD
Register delay
tCOMB Combinatorial delay
tIC
Array clock delay
tEN
Register enable time
tGLOB Global control delay
tPRE
Register preset time
tCLR
Register clear time
tPIA
PIA delay
(7)
tLPA
Low-power adder
(8)
1.9
1.8
3.0
3.0
ns
0.6
0.7
0.5
0.5
ns
1.2
0.9
2.7
2.6
1.6
2.0
2.0
1.1
12.0
1.6
1.0
3.3
3.2
1.9
2.4
2.4
1.3
11.0
1.0
1.0
3.0
3.0
1.0
2.0
2.0
1.0
10.0
2.0 ns
2.0 ns
5.0 ns
5.0 ns
1.0 ns
3.0 ns
3.0 ns
1.0 ns
11.0 ns
Notes to tables:
(1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more
information on switching waveforms.
(2) This minimum pulse width for preset and clear applies for both global clear and array controls. The tLPA parameter
must be added to this minimum width if the clear or reset signal incorporates the tLAD parameter into the signal
path.
(3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
(4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
(5) The fMAX values represent the highest frequency for pipelined data.
(6) Operating conditions: VCCIO = 3.3 V ± 10% for commercial and industrial use.
(7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
(8) The tLPA parameter must be added to the tLAD, tLAC, tIC, tEN, tSEXP, tACL, and tCPPW parameters for macrocells
running in the low-power mode.
Altera Corporation
43