AS4C512M16D3L Datasheet, PDF (163/208 Pages) –

Figure 79: ^tRPST Timing
CK
CK#
DQS
Single-ended signal, provided
as background information
DQS#
Single-ended signal, provided
as background information
8Gb: x4, x8, x16 DDR3L SDRAM
READ Operation
V_TT
t_A
t_B
V_TT
t_C
t_D
V_TT
DQS - DQS#
Resulting differential
signal relevant for
t_{RPST specification}
t_RPST
0V
T1
t_{RPST begins}
T2
t_{RPST ends}
Rev.A 01/15EN
© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice
163
Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: [phone] FAX: [phone]