AS29LV160 Datasheet, PDF (1/29 Pages) Alliance Semiconductor Corporation – 3W 2M x 8 / 1M x 16 - CMOS Flash EEPROM

$XJXVW 
$GYDQFHG ,QIRUPDWLRQ
Š
9 0 î   0 î   &026 )ODVK ((3520
$6/9
)HDWXUHV
• Organization: 2M×8 / 1M×16
• Sector architecture
- One 16K; two 8K; one 32K; and thirty-one 64K byte sectors
- One 8K; two 4K; one 16K; and thirty-one 32K word sectors
- Boot code sector architecture—T (top) or B (bottom)
- Erase any combination of sectors or full chip
• Single 2.7-3.6V power supply for read/write operations
• Sector protection
• High speed 70/80/90/120 ns address access time
• Automated on-chip programming algorithm
- Automatically programs/verifies data at specified address
• Automated on-chip erase algorithm
- Automatically preprograms/erases chip or specified
sectors
• Hardware RESET pin
- Resets internal state machine to read mode
• Low power consumption
- 200 nA typical automatic sleep mode current
- 200 nA typical standby current
- 10 mA typical read current
• JEDEC standard software, packages and pinouts
- 48-pin TSOP
- 44-pin SO (availability TBD)
• CFI (Common Flash Interface) compliant
• Detection of program/erase cycle completion
- DQ7 DATA polling
- DQ6 toggle bit
- RY/BY output
• Erase suspend/resume
- Supports reading data from or programming data to a
sector not being erased
• Low V_CC write lock-out below 1.5V
• 10 year data retention at 150C
• 100,000 write/erase cycle endurance
/RJLF EORFN GLDJUDP
V_CC
V_SS
RESET
RY/BY
WE
BYTE
Program/erase
control
Command
register
CE
OE
Sector protect/
erase voltage
switches
Erase voltage
generator
Program voltage
generator
Chip enable
Output enable
Logic
DQ0–DQ15 (A-1)
3LQ DUUDQJHPHQW
48-pin TSOP
Input/output
buffers
STB _{Data latch}
$6/9
STB
V_CC detector
Timer
A0–A19
Y decoder
X decoder
Y gating
Cell matrix
44-pin SO
Reset
1
A18
2
A17
3
A7
4
A6
5
A5
6
A4
7
A3
8
A2
9
A1
10
A0
11
CE
12
V_SS
13
OE
14
DQ0
15
DQ8
16
DQ1
17
DQ9
18
DQ2
19
DQ10
20
DQ3
21
DQ11
22
44
WE
43
A19
42
A8
41
A9
40
A10
39
A11
38
A12
37
A13
36
A14
35
A15
34
A16
33
BYTE
32
V_SS
31
DQ15/A-1
30
DQ7
29
DQ14
28
DQ6
27
DQ13
26
DQ5
25
DQ12
24
DQ4
23
V_CC
6HOHFWLRQ JXLGH
Maximum access time
Maximum chip enable access time
Maximum output enable access time
29LV160-70 29LV160-80 29LV160-90 29LV160-120 Unit
t_AA
70
t_CE
70
t_OE
30
80
90
120
ns
80
90
120
ns
30
35
50
ns
8/30/01; V.0.9.5
$OOLDQFH 6HPLFRQGXFWRU
P. 1 of 29
&RS\ULJKW ‹ $OOLDQFH 6HPLFRQGXFWRU $OO ULJKWV UHVHUYHG