AKD4551 Datasheet, PDF(5/17 Page) Asahi Kasei Microsystems

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

AKD4551 Datasheet, PDF (5/17 Pages) Asahi Kasei Microsystems – EVALUATION BOARD REV.C FOR AK4551

◁

ASAHI KASEI

[AKD4551]

6) Evaluation of A/D using DIT. (Optical link)

PORT2 (TOTX176) is used. DIT generates audio bi-phase signal from received data and which is output

through optical connector (TOTX176). It is possible to connect AKMâs D/A converter evaluation boards on

the digital-amplifier which equips DIR input. In case of using external clock through a BNC connector (J5),

select EXT on JP12 (XTI) and short JP10 (XTE).

JP6

SCLK

JP8

LRCK

JP9

SDTI

JP10

XTE

JP12

XTI

JP13

X_SCLK

JP14

DIR

ADC DIR ADC DIR ADC DIR

32fs 64fs ON OFF

7) All interfacing signals (MCLK, SCLK, LRCK) are fed from the external circuit through PORT1.

Under the following set-up, all external signals needed for the AK4551 to operate could be fed through

PORT1. In case of interfacing external sources to D/A converter, JP9 (SDTI) should be open. And in case of

using A/D data to externally, JP9 (SDTI) is set ADC side. When JP9 (SDTI) is open, the A/D data can be

output from the SDTO pin of PORT1 at the same time if JP7 (SDTO) is short.

JP6