English
Language : 

AK4456VN Datasheet, PDF (4/5 Pages) HuaXinAn Electronics CO.,LTD – 6ch Premium DAC
[AK4456]
6. Analog Characteristics
(Ta=25C: TVDD=3.3V, AVDD=5.0V: AVSS= DVSS=0V: VREFH1/2/3=AVDD, VREFL1/2/3= AVSS:
fs=44.1kHz: BICK=64fs: Signal Frequency=1kHz: 24-bit Input Data: RL  2k: measurement bandwidth =
20Hz ~ 20kHz, unless otherwise specified.)
Parameter
Resolution
Dynamic Characteristics
(Note 6)
min
typ
max
Unit
-
-
32
bit
THD+N
fs=44.1kHz 0dBFS
BW=20kHz 60dBFS
-
-107
-100
dB
-
-52
-
dB
fs=96kHz 0dBFS
-
-104
-
dB
BW=40kHz 60dBFS
-
-49
-
dB
fs=192kHz 0dBFS
-104
-
dB
BW=40kHz 60dBFS
BW=80kHz 60dBFS
-49
-
dB
-46
-
dB
Dynamic Range (60dBFS with A-weighted)
111
115
-
dB
S/N (A-weighted)
111
115
-
dB
Interchannel Isolation (1kHz)
100
110
-
dB
DC Accuracy
Interchannel Gain Mismatch
-
0
0.3
dB
Gain Drift
(Note 7)
-
20
-
ppm/C
Output Voltage
(Note 8) 2.65
2.8
2.95
Vpp
Load Resistance
(Note 9)
2
-
-
k
Load Capacitance
(Note 9)
-
-
30
pF
Power Supplies
Power Supply Current
Normal operation (PDN pin = “H”, input opposite phase
to each Lch and Rch)
AVDD
-
30
TBD
mA
TVDD (fs = 44.1kHz)
-
6
TBD
mA
TVDD (fs = 96kHz)
-
TBD
TBD
mA
TVDD (fs = 192kHz)
-
TBD
TBD
mA
Power down (PDN pin = “L”)
(Note 10)
AVDD+TVDD
-
1
100
A
Note 6. Measured by Audio Precision, System Two. Averaging mode.
Note 7. The voltage on (VREFH1  VREFL1) is held +5V externally.
Note 8. The full scale voltage when applying a 1kHz sine wave (0dB) in PCM mode, or when applying a 1kHz
sine wave (25~75% duty) in DSD mode. Output voltage scales with the voltage of (VREFH1 
VREFL1).
DAC1: AOUT (typ.@0dB) = (AOUT+)  (AOUT) = 2.8Vpp  (VREFH1  VREFL1)/5
Note 9. Regarding Load Resistance, AC load is 2k (min) with a DC cut capacitor. DC load is 2 k (min)
without a DC cut capacitor. The load resistance value is with respect to ground. Analog characteristics
are sensitive to capacitive load that is connected to the output pin. Therefore the capacitive load must
be minimized.
Note 10. In the power down mode. All other digital input pins including clock pins (MCLK, BICK and LRCK)
are held DVSS.
Rev. 0.0
2014/06
-4-