|
AK4954AEN Datasheet, PDF (20/26 Pages) Asahi Kasei Microsystems – 32bit Stereo CODEC with MIC/HP/SPK-AMP | |||
|
◁ |
[AK4954A]
Parameter
Symbol min
typ
max
Unit
Digital Audio Interface Timing; fs = 8kHz ~ 48kHz, CL=100pF
DMCLK Output Timing
Period
tSCK
- 1/(64fs) -
ns
Rising Time
tSRise
-
-
10
ns
Falling Time
tSFall
-
-
10
ns
Duty Cycle
dSCK
40
50
60
%
Audio Interface Timing
DMDAT Setup Time
tSDS
50
-
-
ns
DMDAT Hold Time
tSDH
0
-
-
ns
Power-down & Reset Timing
PDN Accept Pulse Width
(Note 38) tAPD
1
-
-
μs
PDN Reject Pulse Width
(Note 38) tRPD
-
PMADL or PMADR âââ to SDTO valid
(Note 39)
-
50
ns
ADRST1-0 bits = â00â
tPDV
-
2115
-
1/fs
ADRST1-0 bits = â01â
tPDV
-
4227
-
1/fs
ADRST1-0 bits = â10â
tPDV
-
267
-
1/fs
ADRST1-0 bits = â11â
tPDV
-
1059
-
1/fs
PMDML or PMDMR âââ to SDTO valid (Note 40)
ADRST1-0 bits = â00â
tPDV
-
2115
-
1/fs
ADRST1-0 bits = â01â
tPDV
-
4227
-
1/fs
ADRST1-0 bits = â10â
tPDV
-
267
-
1/fs
ADRST1-0 bits = â11â
tPDV
-
1059
-
1/fs
Note 38. AK4954A ã¯é»æºæå
¥æã« PDN pin ã âLâã§ãªã»ããããã¾ãã1μs 以ä¸ã® PDN pin = âLâãã«ã¹ã§ãª
ã»ããããããã¾ãã50ns 以ä¸ã® PDN pin= âLâãã«ã¹ã§ã¯ãªã»ããã¯ãããã¾ããã
Note 39. PMADL bit ã¾ã㯠PMADR bit ãç«ã¡ä¸ãã¦ããã® LRCK ã¯ããã¯ã® âââã®åæ°ã§ãã
Note 40. PMDML bit ã¾ã㯠PMDMR bit ãç«ã¡ä¸ãã¦ããã® LRCK ã¯ããã¯ã® âââã®åæ°ã§ãã
â ã¿ã¤ãã³ã°æ³¢å½¢
1/fCLK
VIH
MCKI
VIL
tCLKH
tCLKL
1/fs
LRCK
50%TVDD
tLRCKH
tLRCKL
Duty = tLRCKH x fs x 100
tLRCKL x fs x 100
Figure 3. Clock Timing (PLL/EXT Master mode)
MS1542-J-00-PB
- 20 -
2013/06
|
▷ |