AK4363 Datasheet, PDF (20/29 Pages) Asahi Kasei Microsystems – 96kHz 24Bit DAC with PLL

ASAHI KASEI
[AK4363]
n Reset function
When RSTN = “0”, the DAC is powered down but the internal register values are not initialized. The analog outputs go
to VCOM voltage and DZF pin goes to “H”. Figure 8 shows the sequence of reset by RSTN bit.
RSTN bit
Internal
RSTN bit
2~3/fs (6)
Internal
State
D/A In
(Digital)
D/A Out
(Analog)
Clock In
MCKI,LRCK,BICK
DZF
Normal Operation
(1)
GD
Digital Block Power-down
Normal Operation
“0” data
(3) (2)
(3)
(4)
Don’t care
2/fs(5)
GD (1)
Notes:
(1) The analog output corresponding to digital input has the group delay (GD).
(2) Analog outputs go to VCOM voltage.
(3) Click noise occurs at the edges(“↑ ↓”) of the internal timing of RSTN bit. This noise is output even if “0” data
is input.
(4) The external clocks (MCKI, BICK and LRCK) can be stopped in the reset mode (RSTN = “L”).
(5) DZF pin goes to “H” when the RSTN bit becomes “0”, and goes to “L” at 4~5/fs after RSTN bit becomes “1”.
(6) There is a delay, 2~3/fs from RSTN bit “1” to the internal RSTN “1”.
Figure 8. Reset sequence example
MS0015-E-01
- 20 -
2000/07