English
Language : 

ADV7180_12 Datasheet, PDF (86/120 Pages) Analog Devices – 10-Bit, 4× Oversampling SDTV Video Decoder
ADV7180
Data Sheet
Subaddress Register
0x0E
ADI Control 1
0x0F
Power
management
Bit Description
Reserved
SUB_USR_EN; enables
user to access the interrupt/
VDP register map
Reserved
Reserved
PDBP; power-down bit
priority selects between
PWRDWN bit or pin control
Reserved
PWRDWN; power-down
places the decoder into a
full power-down mode
Reserved
Reset; chip reset, loads
all I2C bits with default
values
Bits
(Shading Indicates Default State)
76543210
00000
0
1
00
00
0
1
00
0
1
0
0
1
Comments
Set as default
Access main register space
Access interrupt/VDP register space
Set as default
Set to default
Chip power-down controlled by pin
Bit has priority (pin disregarded)
Set to default
System functional
Powered down
Set to default
Normal operation
Start reset sequence
0x10
Status 1
(read only)
IN_LOCK
LOST_LOCK
x 1 = in lock (now)
x
1 = lost lock (since last read)
FSC_LOCK
x
1 = fSC lock (now)
FOLLOW_PW
x
1 = peak white AGC mode active
AD_RESULT[2:0]; auto-
detection result reports
the standard of the
input video
000
001
010
011
NTSC M/J
NTSC 4.43
PAL M
PAL 60
100
PAL B/G/H/I/D
101
SECAM
110
PAL Combination N
111
SECAM 525
COL_KILL
x
1 = color kill is active
0x11
IDENT
(read only)
IDENT[7:0]; provides
identification on the
revision of the part
00011100
0x12
Status 2
(read only)
MVCS DET
MVCS T3
x MV color striping detected
x
MV color striping type
0x13
Status 3
(read only)
MV PS DET
MV AGC DET
LL NSTD
FSC NSTD
Reserved
INST_HLOCK
GEMD
SD_OP_50Hz
Reserved
FREE_RUN_ACT
STD FLD LEN
x
MV pseudosync detected
x
MV AGC pulses detected
x
Nonstandard line length
x
fSC frequency nonstandard
xx
x 1 = horizontal lock achieved
x
1 = Gemstar data detected
0
SD 60 Hz detected
1
SD 50 Hz detected
x
x
1 = free-run mode active
x
1 = field length standard
Interlaced
x
1 = interlaced video detected
PAL_SW_LOCK
x
1 = swinging burst detected
Notes
See Figure 53
Not applicable for
32-lead LFCSP
See PDBP,
0x0F Bit 2
Executing reset
takes approxi-
mately 2 ms; this
bit is self-clearing
Provides info
about the internal
status of the
decoder
Detected
standard
Color kill
Power-up
value = 0x1C
1 = detected
0 = Type 2,
1 = Type 3
1 = detected
1 = detected
1 = detected
1 = detected
Unfiltered
SD field rate detect
Blue screen output
Correct field
length found
Field sequence
found
Reliable swinging
burst sequence
Rev. G | Page 86 of 120