AD9516-2_15 Datasheet, PDF (73/80 Pages) Analog Devices – 14-Output Clock Generator with Integrated 2.2 GHz VCO

Data Sheet
AD9516-2
Reg.
Addr.
(Hex) Bits
0x143 [2:1]
0
Name
OUT9 LVDS output current
OUT9 power-down
Description
Sets output current level in LVDS mode. This has no effect in CMOS mode.
2 1 Current (mA)
Recommended Termination (Ω)
0 0 1.75
100
0 1 3.5
100 (default)
1 0 5.25
50
1 17
50
Power-down output (LVDS/CMOS).
0: power on.
1: power off (default).
Table 58. LVPECL Channel Dividers
Reg.
Addr.
(Hex) Bits
Name
0x190 [7:4] Divider 0 low cycles
[3:0] Divider 0 high cycles
0x191 7
Divider 0 bypass
6
Divider 0 nosync
5
Divider 0 force high
4
Divider 0 start high
[3:0] Divider 0 phase offset
0x192 1
Divider 0 direct to output
0
Divider 0 DCCOFF
0x193 [7:4] Divider 1 low cycles
[3:0] Divider 1 high cycles
0x194 7
Divider 1 bypass
6
Divider 1 nosync
5
Divider 1 force high
Description
Number of clock cycles (minus 1) of the divider input during which divider output stays low.
A value of 0x0 means that the divider is low for one input clock cycle (default = 0x0).
Number of clock cycles (minus 1) of the divider input during which divider output stays high.
A value of 0x0 means that the divider is high for one input clock cycle (default = 0x0).
Bypasses and powers down the divider; routes input to divider output.
0: uses divider.
1: bypasses divider (default).
Nosync.
0: obeys chip-level SYNC signal (default).
1: ignores chip-level SYNC signal.
Forces divider output to high. This requires that nosync (Bit 6) also be set.
0: divider output forced to low (default).
1: divider output forced to high.
Selects clock output to start high or start low.
0: starts low (default).
1: starts high.
Phase offset (default = 0x0).
Connect OUT0 and OUT1 to Divider 0 or directly to VCO or CLK.
0: OUT0 and OUT1 are connected to Divider 0 (default).
1: If Register 0x1E1[1:0] = 10b, the VCO is routed directly to OUT0 and OUT1.
If Register 0x1E1[1:0] = 00b, the CLK is routed directly to OUT0 and OUT1.
If Register 0x1E1[1:0] = 01b, there is no effect.
Duty-cycle correction function.
0: enables duty-cycle correction (default).
1: disables duty-cycle correction.
Number of clock cycles of the divider input during which divider output stays low.
A value of 0x0 means that the divider is low for one input clock cycle (default = 0x0).
Number of clock cycles (minus 1) of the divider input during which divider output stays high.
A value of 0x0 means that the divider is high for one input clock cycle (default = 0x0).
Bypasses and powers down the divider; routes input to divider output.
0: uses divider (default).
1: bypasses divider.
Nosync.
0: obeys chip-level SYNC signal (default).
1: ignores chip-level SYNC signal.
Forces divider output to high. This requires that nosync (Bit 6) also be set.
0: divider output forced to low (default).
1: divider output forced to high.
Rev. C | Page 73 of 80