English
Language : 

AD9690_17 Datasheet, PDF (6/79 Pages) Analog Devices – Analog-to-Digital Converter
Data Sheet
AD9690
SPECIFICATIONS
DC SPECIFICATIONS
AVDD1 = 1.25 V, AVDD2 = 2.5 V, AVDD3 = 3.3 V, AVDD1_SR = 1.25 V, DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, specified
maximum sampling rate for each speed grade, AIN = −1.0 dBFS, clock divider = 2, default SPI settings, TA = 25°C, unless otherwise noted.
Table 1.
Parameter
RESOLUTION
ACCURACY
No Missing Codes
Offset Error
Gain Error
Differential Nonlinearity (DNL)
Integral Nonlinearity (INL)
TEMPERATURE DRIFT
Offset Error
Gain Error
INTERNAL VOLTAGE REFERENCE
Voltage
INPUT-REFERRED NOISE
VREF = 1.0 V
ANALOG INPUTS
Differential Input Voltage Range (Programmable)
Common-Mode Voltage (VCM)
Differential Input Capacitance
Analog Input Full Power Bandwidth
POWER SUPPLY
AVDD1
AVDD2
AVDD3
AVDD1_SR
DVDD
DRVDD
SPIVDD
IAVDD1
IAVDD2
IAVDD3
IAVDD1_SR
IDVDD1
I1
DRVDD
ISPIVDD
POWER CONSUMPTION
Total Power Dissipation (Including Output Drivers)1
Power-Down Dissipation
Standby2
Temperature
Full
Full
Full
Full
Full
Full
25°C
25°C
Full
25°C
Full
25°C
25°C
25°C
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
AD9690-500
AD9690-1000
Min Typ Max Min Typ Max Unit
14
14
Bits
Guaranteed
−0.3 0
+0.3
−6 0
+6
−0.6 ±0.5 +0.7
−4.5 ±2.5 +5.0
Guaranteed
−0.31 0
+0.31
−6
0
+6
−0.7 ±0.5 +0.8
−5.7 ±2.5 +6.9
% FSR
% FSR
LSB
LSB
−9
−14
ppm/°C
±25
±13.8
ppm/°C
1.0
1.0
V
2.06
2.63
LSB rms
1.46 2.06 2.06 1.46 1.70 1.94 V p-p
2.05
2.05
V
1.5
1.5
pF
2
2
GHz
1.22 1.25 1.28 1.22 1.25 1.28 V
2.44 2.5 2.56 2.44 2.5
2.56 V
3.2 3.3 3.4 3.2
3.3
3.4
V
1.22 1.25 1.28 1.22 1.25 1.28 V
1.22 1.25 1.28 1.22 1.25 1.28 V
1.22 1.25 1.28 1.22 1.25 1.28 V
1.7 1.8 3.4 1.7
1.8
3.4
V
245 286
370 409 mA
279 343
370 456 mA
61 75
83
100 mA
16 18
15
18
mA
73 107
129 159 mA
109 181
147 175 mA
5
6
5
6
mA
1.5
2.0
W
600
700
mW
900
1100
mW
1 Default mode. No DDCs used. 500 MSPS is L = 2, M = 1, and F = 1; 1000 MSPS is L = 4, M = 1, and F = 1. Power dissipation on DRVDD changes with lane rate and
number of lanes used. Care must be taken to ensure that the serial line rate for a given configuration is within the supported range of 3.125 Gbps to 12.5 Gbps.
2 Can be controlled by the SPI.
Rev. B | Page 5 of 78