English
Language : 

EVAL-ADG5209FEBZ Datasheet, PDF (5/12 Pages) Analog Devices – Protected against overvoltage on source pins
EVAL-ADG5209FEBZ User Guide
JUMPER SETTINGS
SWITCHES AND 0 Ω RESISTORS
Switches control the ADG5209F manually and 0 Ω resistors
configure the digital control voltage. Table 2 shows a summary
of the switches and 0 Ω resistors and how they are used on the
evaluation board.
Use SW2 and SW3 to control the switches of the ADG5209F.
Position L (low) is tied to GND and sets the logic low, and
Position H (high) is tied to VL and sets the logic high.
Use SW1 to enable or disable the device. Position DIS (disable)
is tied to GND and disables the device, and Position EN (enable) is
tied to VL and enables the device.
Table 1. ADG5209F Truth Table
SW3 (A1) SW2 (A0) SW1 (EN)
X1
X1
DIS (disable)
L (low)
L (low)
EN (enable)
L (low)
H (high)
EN (enable)
H (high)
L (low)
EN (enable)
H (high)
H (high)
EN (enable)
1 X means don’t care.
Connected Sx
All switches off
S1A/S1B
S2A/S2B
S3A/S3B
S4A/S4B
UG-875
R15 connects the on-board LDO regulator to the VDD supply.
Remove this resistor to protect the LDO regulator from voltages
higher than 28 V. Change the 0 Ω resistor to the R13 position to
use an alternative digital voltage connected to DC_V1.
SMB CONNECTORS
The parallel interface of the ADG5209F is controlled manually
using the link headers (SW1 to SW3), or it can be accessed using
the SMB connectors (EN, A0, and A1). To use the SMB
connectors, remove the 0 Ω R31, R33, and R35 resistors.
Table 2. Switch and 0 Ω Resistor Descriptions
Label
Position
SW1
DIS (disable)
EN (enable)
SW2
L (low)
H (high)
SW3
L (low)
H (high)
R13/R14
R14
R13
R15
Inserted
Removed
R31, R33, R35
Inserted
Removed
Description
Logic 0 on the EN pin
Logic 1 on the EN pin
Logic 0 on the A0 pin
Logic 1 on the A0 pin
Logic 0 on the A1 pin
Logic 1 on the A1 pin
On-board LDO regulator digital voltage
EXT_VL digital voltage
LDO regulator powered up
LDO regulator unpowered
SW1 to SW3 are used to control digital logic
SMB connectors are used to control digital logic
Rev. A | Page 5 of 12