English
Language : 

EVAL-ADUM5401 Datasheet, PDF (4/8 Pages) Analog Devices – Quad Isolators with isoPower Evaluation Board
EVAL-ADuM5401-ADuM5404
Figure 4. Side 1 Terminal Block Connector
The power and ground from the screw terminal block are
connected to the Side 1 power and ground pads of the DUT and
provide power and ground to pull-up and pull-down resistors
and terminations.
Side 2 Power Supply Connections
The Side 2 connections are different from those on Side 1. With
standard iCoupler devices, these connections are power supply
inputs for Side 2. However, with isoPower devices such as the
ADuM540x, these same connections can be power outputs for
off-board circuits. In addition, they can be configured as an
independent power supply for the project area.
Figure 5. Side 2 Terminal Block Connector
Power is connected to the terminal block connector labeled
IO_1D, as shown in Figure 5. Power is connected to the top
Pin 1, and ground is connected to Pin 2. Provisions for adding
in line inductors for noise isolation or for isolating the jacks
from the on board power connections have been made with the
inclusion of Z6 and Z7. These positions are populated with 0 Ω
resistors to connect power from the ADuM540x to the IO_1D
terminal block.
When standard iCoupler isolators are installed, the Z6 and Z7
pads should be populated with 0 Ω resistors to connect the
power jacks to the power pins of the DUT. Inductors can be
installed if noise isolation is required.
When isoPower devices are installed on the board, the power
configuration required can vary greatly, depending on the
demands of the application. With 0 Ω resistors or inductors
installed at Z6 and Z7, the power jacks can provide power from
the isoPower device to an external device.
With Z6 and Z7 open, IO_1D Pin 1 and Pin 2 become general-
purpose connections that can be wired into the project area
with the through hole connections provided. Without Z6 and
Z7 populated, these pins then become completely isolated from
the ground and power connections on the board (see the complete
schematic shown in Figure 7).
Rev. 0 | Page 4 of 8