AD9915 Datasheet, PDF (4/48 Pages) Analog Devices – 2.5 GSPS Direct Digital Synthesizer with 12-Bit DAC

AD9915
Data Sheet
SPECIFICATIONS
DC SPECIFICATIONS
AVDD (1.8V) and DVDD (1.8V) = 1.8 V ± 5%, AVDD (3.3V) and DVDD_I/O (3.3V) = 3.3 V ± 5%, TA = 25°C, RSET = 3.3 kΩ,
IOUT = 20 mA, external reference clock frequency = 2.5 GHz with reference clock (REF CLK) multiplier bypassed, unless otherwise noted.
Table 1.
Parameter
SUPPLY VOLTAGE
DVDD_I/O
DVDD
AVDD (3.3V)
Min Typ Max
Unit
3.135 3.30 3.465
V
1.71 1.80 1.89
V
3.135 3.30 3.465
V
AVDD (1.8V)
SUPPLY CURRENT
IDVDD_I/O
IDVDD
IAVDD(3.3V)
1.71 1.80 1.89
V
20
mA
270
mA
640
mA
IAVDD(1.8V)
TOTAL POWER DISSIPATION
Base DDS Power, PLL Disabled
148
mA
2138 2797
mW
Base DDS Power, PLL Enabled
2237 2890
mW
Linear Sweep Additional Power
Modulus Additional Power
Amplitude Scaler Additional
Power
Full Power-Down Mode
28
mW
20
mW
138
mW
400 616
mW
CMOS LOGIC INPUTS
Input High Voltage (VIH)
2.0
Input Low Voltage (VIL)
Input Current (IINH, IINL)
Maximum Input Capacitance (CIN)
CMOS LOGIC OUTPUTS
Output High Voltage (VOH)
2.7
Output High Voltage (VOL)
REF CLK INPUT CHARACTERISTICS
DVDD_I/O V
0.8
V
±60 ±200
μA
3
pF
DVDD_I/O V
0.4
V
REF CLK Multiplier Bypassed
Input Capacitance
Input Resistance
Internally Generated DC Bias
Voltage
Differential Input Voltage
REF CLK Multiplier Enabled
Input Capacitance
Input Resistance
Internally Generated DC Bias
Voltage
Differential Input Voltage
1
1.4
2
0.8 1.5
1
1.4
2
0.8 1.5
pF
kΩ
V
V p-p
pF
kΩ
V
V p-p
Test Conditions/Comments
Pin 16, Pin 83
Pin 6, Pin 23, Pin 73
Pin 34, Pin 36, Pin 39, Pin 40, Pin 43, Pin 47, Pin 50, Pin 52,
Pin 53, Pin 60
Pin 32, Pin 56, Pin 57
See also the total power dissipation specifications
Pin 16, Pin 83
Pin 6, Pin 23, Pin 73
Pin 34, Pin 36, Pin 39, Pin 40, Pin 43, Pin 47, Pin 50, Pin 52,
Pin 53, Pin 60
Pin 32, Pin 56, Pin 57
2.5 GHz, single-tone mode, modules disabled, linear
sweep disabled, amplitude scaler disabled
2.5 GHz, single-tone mode, modules disabled, linear
sweep disabled, amplitude scaler disabled
Manual or automatic
Using either the power-down and enable register or the
EXT_PWR_DWN pin
At VIN = 0 V and VIN = DVDD_I/O
IOH = 1 mA
IOL = 1 mA
REF CLK inputs should always be ac-coupled (both single-
ended and differential)
Single-ended, each pin
Differential
Single-ended, each pin
Differential
Rev. A | Page 4 of 48