ADV7192 Datasheet, PDF (31/69 Pages) Analog Devices – Video Encoder with Six 10-Bit DACs, 54 MHz Oversampling and Progressive Scan Inputs

ADV7192
MODE REGISTER 2
MR2 (MR27–MR20)
(Address (SR4–SR0) = 02H)
Mode Register 2 is an 8-bit-wide register.
Figure 58 shows the various operations under the control of Mode
Register 2.
MR2 BIT DESCRIPTION—RGB/YUV Control (MR20)
This bit enables the output from the DACs to be set to YUV or
RGB output video standard.
DAC Output Control (MR21)
This bit controls the output from DACs A, B, and C. When this
bit is set to 1, Composite, Luma and Chroma Signals are output
from DACs A, B, and C (respectively). When this bit is set to 0,
RGB or YUV may be output from these DACs.
SCART Enable Control (MR22)
This bit is used to switch the DAC outputs from SCART to a
EUROSCART configuration. A complete table of all DAC out-
put configurations is shown below.
Pedestal Control (MR23)
This bit specifies whether a pedestal is to be generated on the
NTSC composite video signal. This bit is invalid when the device
is configured in PAL mode.
Square Pixel Control (MR24)
This bit is used to set up square pixel mode. This is available in
Slave Mode only. For NTSC, a 24.54 MHz clock must be sup-
plied. For PAL, a 29.5 MHz clock must be supplied. Square
pixel operation is not available in 4× Oversampling mode.
Standard I²C Control (MR25)
This bit controls the video standard used by the ADV7192.
When this bit is set to 1 the video standard is as programmed in
Mode Register 0 (Output Video Standard Selection). When it is
set to 0, the ADV7192 is forced into the standard selected by
the NTSC_PAL pin. When NTSC_PAL is low, the standard is
NTSC, when the NTSC_PAL pin is high, the standard is PAL.
Pixel Data Valid Control (MR26)
After resetting the device this bit has the value 0 and the pixel
data input to the encoder is blanked such that a black screen is
output from the DACs. The ADV7192 will be set to Master Mode
timing. When this bit is set to 1 by the user (via the I²C), pixel
data passes to the pins and the encoder reverts to the timing mode
defined by Timing Register 0.
Sleep Mode Control (MR27)
When this bit is set (1), Sleep Mode is enabled. With this mode
enabled, the ADV7192 current consumption is reduced to typi-
cally 0.1 µA. The I²C registers can be written to and read from
when the ADV7192 is in Sleep Mode.
When the device is in Sleep Mode and 0 is written to MR27, the
ADV7192 will come out of Sleep Mode and resume normal
operation. Also, if a RESET is applied during Sleep Mode the
ADV7192 will come out of Sleep Mode and resume normal
operation.
For this to operate Power up in Sleep Mode control has to be
enabled (MR60 is set to a Logic 0), otherwise Sleep Mode is
controlled by the PAL_NTSC and SCRESET/RTC/TR pins.
MR27
MR26
MR25
MR24
MR23
MR22
MR21
MR20
PIXEL DATA
VALID CONTROL
MR26
0 DISABLE
1 ENABLE
SQUARE PIXEL
CONTROL
MR24
0 DISABLE
1 ENABLE
SCART ENABLE
CONTROL
MR22
0 DISABLE
1 ENABLE
RGB / YUV
CONTROL
MR20
0 RGB OUTPUT
1 YUV OUTPUT
SLEEP MODE
CONTROL
MR27
0 DISABLE
1 ENABLE
STANDARD I²C
CONTROL
MR25
0 DISABLE
1 ENABLE
PEDESTAL
CONTROL
MR23
0 PEDESTAL OFF
1 PEDESTAL ON
DAC OUTPUT
CONTROL
MR21
0 RGB/YUV/COMP
1 COMP/LUMA/CHROMA
Figure 58. Mode Register 2, MR2
Table III. DAC Output Configuration
MR22 MR21
MR20
DAC A
DAC B
DAC C
0
0
0
G (Y)
B (Pb)
R (Pr)
0
0
1
Y (Y)
U (Pb)
V (Pr)
0
1
0
CVBS
LUMA
CHROMA
0
1
1
CVBS
LUMA
CHROMA
1
0
0
CVBS
B (Pb)
R (Pr)
1
0
1
CVBS
U (Pb)
V (Pr)
1
1
0
CVBS
LUMA
CHROMA
1
1
1
CVBS
LUMA
CHROMA
NOTE
In Progressive Scan Mode (MR80 = 1) the DAC output configuration is stated in the brackets.
DAC D
CVBS
CVBS
G (Y)
Y (Y)
G (Y)
Y (Y)
G (Y)
Y (Y)
DAC E
LUMA
LUMA
B (Pb)
U (Pb)
LUMA
LUMA
B (Pb)
U (Pb)
DAC F
CHROMA
CHROMA
R (Pr)
V (Pr)
CHROMA
CHROMA
R (Pr)
V (Pr)
REV. 0
–31–