English
Language : 

ADE7116_15 Datasheet, PDF (27/152 Pages) Analog Devices – Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver
ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
SPECIAL FUNCTION REGISTER (SFR) MAPPING
Table 15.
Mnemonic
INTPR
SCRATCH4
SCRATCH3
SCRATCH2
SCRATCH1
BATVTH
STRBPER
IPSMF
TEMPCAL
RTCCOMP
BATPR
PERIPH
DIFFPROG
B
VDCINADC
LCDSEGE2
IPSME
SPISTAT
SPI2CSTAT
SPIMOD2
I2CADR
SPIMOD1
I2CMOD
WAV2H
WAV2M
WAV2L
WAV1H
WAV1M
WAV1L
ACC
BATADC
MIRQSTH
MIRQSTM
MIRQSTL
MIRQENH
MIRQENM
MIRQENL
ADCGO
Address
0xFF
0xFE
0xFD
0xFC
0xFB
0xFA
0xF9
0xF8
0xF7
0xF6
0xF5
0xF4
0xF3
0xF0
0xEF
0xED
0xEC
0xEA
0xEA
0xE9
0xE9
0xE8
0xE8
0xE7
0xE6
0xE5
0xE4
0xE3
0xE2
0xE0
0xDF
0xDE
0xDD
0xDC
0xDB
0xDA
0xD9
0xD8
Description
Interrupt pins configuration
(see Table 17).
Scratch Pad 4 (see Table 25).
Scratch Pad 3 (see Table 24).
Scratch Pad 2 (see Table 23).
Scratch Pad 1 (see Table 22).
Battery detection threshold
(see Table 52).
Peripheral ADC strobe period
(see Table 49).
Power management interrupt flag
(see Table 18).
RTC temperature compensation
(see Table 135).
RTC nominal compensation
(see Table 134).
Battery switchover configuration (see
Table 19).
Peripheral configuration
(see Table 20).
Temperature and supply delta
(see Table 50).
Auxiliary math (see Table 56).
VDCIN ADC value (see Table 53).
LCD Segment Enable 2 (see Table 98).
Power management interrupt enable
(see Table 21).
SPI interrupt status (see Table 150).
I2C interrupt status (see Table 154).
SPI Configuration SFR 2 (see Table 149).
I2C slave address (see Table 153).
SPI Configuration SFR 1 (see Table 148).
I2C mode (see Table 152).
Selection 2 sample MSB (see Table 31).
Selection 2 sample middle byte
(see Table 31).
Selection 2 sample LSB (see Table 31).
Selection 1 sample MSB (see Table 31).
Selection 1 sample middle byte (see
Table 31).
Selection 1 sample LSB (see Table 31).
Accumulator (see Table 56).
Battery ADC value (see Table 54).
Interrupt Status 3 (see Table 42).
Interrupt Status 2 (see Table 41).
Interrupt Status 1 (see Table 40).
Interrupt Enable 3 (see Table 45).
Interrupt Enable 2 (see Table 44).
Interrupt Enable 1 (see Table 43).
Start ADC measurement (see Table 51).
Mnemonic
TEMPADC
IRMSH
IRMSM
IRMSL
VRMSH
VRMSM
VRMSL
PSW
TH2
TL2
RCAP2H
RCAP2L
T2CON
EADRH
EADRL
POWCON
KYREG
WDCON
PROTR
PROTB1
PROTB0
EDATA
PROTKY
FLSHKY
ECON
IP
PINMAP2
PINMAP1
PINMAP0
LCDCONY
CFG
LCDDAT
LCDPTR
IEIP2
IE
DPCON
INTVAL
HOUR
MIN
SEC
Address
0xD7
0xD6
0xD5
0xD4
0xD3
0xD2
0xD1
0xD0
0xCD
0xCC
0xCB
0xCA
0xC8
0xC7
0xC6
0xC5
0xC1
0xC0
0xBF
0xBE
0xBD
0xBC
0xBB
0xBA
0xB9
0xB8
0xB4
0xB3
0xB2
0xB1
0xAF
0xAE
0xAC
0xA9
0xA8
0xA7
0xA6
0xA5
0xA4
0xA3
Description
Temperature ADC value (see Table 55).
Irms measurement MSB (see Table 31).
Irms measurement middle byte
(see Table 31).
Irms measurement LSB (see Table 31).
Vrms measurement MSB (see Table 31).
Vrms measurement middle byte
(see Table 31).
Vrms measurement LSB (see Table 31).
Program status word (see Table 57).
Timer 2 high byte (see Table 120).
Timer 2 low byte (see Table 121).
Timer 2 reload/capture high byte
(see Table 122).
Timer 2 reload/capture low byte
(see Table 123).
Timer/Counter 2 control (see Table 115).
Flash high byte address (see Table 110).
Flash low byte address (see Table 109).
Power control (see Table 26).
Key (see Table 126).
Watchdog timer (see Table 85).
Flash read protection (see Table 108).
Flash Write/Erase Protection 1
(see Table 107).
Flash Write/Erase Protection 0
(see Table 106).
Flash data (see Table 105).
Flash protection key (see Table 104).
Flash key (see Table 103).
Flash control (see Table 102).
Interrupt priority (see Table 79).
Port 2 weak pull-up enable
(see Table 159).
Port 1 weak pull-up enable
(see Table 158).
Port 0 weak pull-up enable
(see Table 157).
LCD Configuration Y (see Table 91).
Configuration (see Table 63).
LCD data (see Table 97).
LCD pointer (see Table 96).
Interrupt Enable and Priority 2
(see Table 80).
Interrupt enable (see Table 78).
Data pointer control (see Table 76).
RTC alarm interval (see Table 133).
RTC hours counter (see Table 132).
RTC minutes counter (see Table 131).
RTC seconds counter (see Table 130).
Rev. B | Page 27 of 152