English
Language : 

AD6622 Datasheet, PDF (23/28 Pages) Analog Devices – Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP
AD6622
INTERNAL CONTROL REGISTERS AND ON-CHIP RAM
Listed below is the mapping of internal AD6622 registers.
Table XIII. Internal Memory Map
Address
Bit Width Name
Notation
Description
Common Function Registers (Not Associated with a Particular Channel)
0x000
8
0x001
8
Summation MODE Control
Sync MODE Control
0: Clip Wideband Output
1: Offset Binary Wideband Output
2: Reserved, Must Be Set High
3–7: Reserved, Should Be Set Low
0: Ch. A Sync Pin Enable
1: Ch. B Sync Pin Enable
2: Ch. C Sync Pin Enable
3: Ch. D Sync Pin Enable
4: Start on Pin Sync
5: Hop on Pin Sync
6: Beam Steer on Pin Sync
7: First Sync Only
Channel Function Registers (0x1XX = Ch. A, 0x2XX = Ch. B, 0x3XX = Ch. C, 0x4XX = Ch. D)
0x100
16
0x101
8
0x102
32
0x103
16
0x104
16
0x105
16
0x106
8
0x107
8
0x108
8
0x109
8
0x10A
8
0x10B
8
0x10C
8
0x10D
8
0x10E
16
0x10F
16
0x110
16
0x111
16
0x112–0x11F
0x120–0x13F 16
0x140–0x17F 16
0x180–0x1FF 16
Start Update Hold-Off Counter
NCO Control
NCO Frequency
NCO Freq Hold Off
NCO Phase Offset
NCO Phase Hold Off
CIC Scale
Reserved
CIC2 Interpolation-1
CIC5 Interpolation-1
RCF Coefficient Count
RCF Coefficient Offset
Channel MODE Control 1
Channel MODE Control 2
Reserved
Reserved
Reserved
Data Memory
Reserved
Coefficient Memory
NRCF-1
ORCF
NRCF/LRCF-1
Start Update Hold Off Counter
1-0: Ch. A NCO Output Scale
2: Ch. A NCO Clear Phase Accum on Sync
3: Ch. A NCO Phase Dither Enable
4: Ch. A NCO Amp Dither Enable
7–5: Reserved
Ch. A NCO Frequency Value
Ch. A NCO Frequency Update Hold-Off Ctr
Ch. A NCO Phase Offset
Ch. A NCO Phase Offset Update Hold-Off Ctr
4–0: Ch. A CIC Scale
7–5: Reserved
7–0: Reserved
Ch. A CIC2 Interpolation Factor-1
Ch. A CIC5 Interpolation Factor-1
6–0: Ch. A RCF Coefficient Count, NRCF–1
7: Reserved
6–0: Ch. A RCF Coefficient Offset
7: Reserved
3–0: Ch. A NRCF/LRCF–1
5–4: Ch. A Input Format:
00 = FIR
6: Reserved
7: Reserved
4–0: Ch. A Serial Clock Divider
5: Ch. A Phase EQ Enable
7–6: Ch. A RCF Coarse Scale:
00 = 0 dB
01 = –6 dB
10 = –12 dB
11 = –18 dB
15–0: Reserved
15–0: Reserved
Reserved
Reserved
Reserved
Ch. A Data Memory
Reserved
Ch. A Coefficient Memory
Additional Channels
0x200–0x2FF
0x300–0x3FF
0x400-0x4FF
Various
Various
Various
Channel B
Channel C
Channel D
Ch. B Registers (Organized as Ch. A Above)
Ch. C Registers (Organized as Ch. A Above)
Ch. D Registers (Organized as Ch. A Above)
REV. 0
–23–