ADSP-21060LCW-133 Datasheet, PDF (16/48 Pages) Analog Devices – ADSP-21060 Industrial SHARC DSP Microcomputer Family

ADSP-21060C/ADSP-21060LC
POWER DISSIPATION ADSP-21060LC (3.3 V)
These specifications apply to the internal power portion of V_DD only. See the Power Dissipation section of this data sheet for calcula-
tion of external supply current and total supply current. For a complete discussion of the code used to measure power dissipation,
see the technical note “SHARC Power Dissipation Measurements.”
Specifications are based on the following operating scenarios:
Operation
Instruction Type
Instruction Fetch
Core Memory Access
Internal Memory DMA
Peak Activity (I_DDINPEAK)
Multifunction
Cache
2 per Cycle (DM and PM)
1 per Cycle
High Activity (I_DDINHIGH)
Multifunction
Internal Memory
1 per Cycle (DM)
1 per 2 Cycles
Low Activity (I_DDINLOW)
Single Function
Internal Memory
None
1 per 2 Cycles
To estimate power consumption for a specific application, use the following equation where % is the amount of time your program
spends in that state:
%PEAK × I_DDINPEAK + %HIGH × I_DDINHIGH + %LOW × I_DDINLOW + %IDLE × I_DDIDLE = power consumption
Parameter
Test Conditions
Max
Unit
I_DDINPEAK
Supply Current (Internal)¹
t_CK = 30 ns, V_DD = max
540
mA
t_CK = 25 ns, V_DD = max
600
mA
I_DDINHIGH
Supply Current (Internal)²
t_CK = 30 ns, V_DD = max
425
mA
t_CK = 25 ns, V_DD = max
475
mA
I_DDINLOW
Supply Current (Internal)²
t_CK = 30 ns, V_DD = max
250
mA
t_CK = 25 ns, V_DD = max
275
mA
I_DDIDLE
Supply Current (Idle)³
V_DD = max
180
mA
NOTES
1_{The test program used to measure IDDINPEAK represents worst-case processor operation and is not sustainable under normal application conditions. Actual internal}
power measurements made using typical applications are less than specified.
2_{IDDINHIGH is a composite average based on a range of high activity code. IDDINLOW is a composite average based on a range of low activity code.}
3_{Idle denotes ADSP-21060LC state during execution of IDLE instruction.}
–16–
REV. B