ADE7169F16 Datasheet, PDF (129/140 Pages) Analog Devices – Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver

Preliminary Technical Data
ADE7169F16
I²C COMPATIBLE INTERFACE
The ADE7169F16 supports a fully licensed^* I²C interface. The
I²C interface is implemented as a full hardware master.
SDATA is the data I/O pin, and SCLK is the serial clock. These
two pins are shared with the MOSI and SCLK pins of the on-
chip SPI interface. Therefore, the user can enable only one
interface or the other on these pins at any given time. The SCPS
bit in the CFG SFR selects which peripheral is active.
SERIAL CLOCK GENERATION
The I²C master in the system generates the serial clock for a
transfer. The master channel can be configured to operate in
Fast mode (256 kHz) or Standard mode (32 kHz).
The bit-rate is defined in the I2CMODE SFR as follow :
f _SCL
=
f _core
16 × 2 ^{SCLDIV [1:0]}
The two pins used for data transfer, SDA and SCL are
configured in a Wired-AND format that allows arbitration in a
multi-master system.
The transfer sequence of a I2C system consists of a master
device initiating a transfer by generating a START condition
while the bus is idle. The master transmits the address of the
slave device and the direction of the data transfer in the initial
address transfer. If the slave acknowledges then the data transfer
is initiated. This continues until the master issues a STOP
condition and the bus becomes idle.
I2C SFR REGISTER LIST
The I²C peripheral interface consists of five SFRs:
SLAVE ADDRESSES
The I2CADR SFR contains the slave device ID. The LSB of this
register contains a read/write request. A write to this SFR will
start the I²C communication.
- I2CMOD
- SPI2CSTAT
- I2CADR
- SPI2CTx
- SPI2CRx.
As the SPI and I2C serial interfaces share the same pins, I2CMODE, SPI2CSTAT, SPI2CTx and SPI2CRx SFRs are also shared with
SPIMODE1, SPI2CSTAT, SPITx and SPIRx SFRs respectively.
SFR Address
0x9A
0x9B
0xE8
0xE9
0xEA
Name
SPI2CTx
SPI2CRx
I2CMOD
I2CADR
SPI2CSTAT
R/W Length
W8
R8
R/W 8
R/W 8
R/W 8
Default Description
Value
SPI Data out register
0
SPI Data in register
0
SPI configuration register
0
SPI configuration register
0
SPI/I2C Interrupt Status register
Table 128: SPI SFR register list
Table 129. I2C Mode Register SFR (I2CMOD, 0xE8)
Bit
Location
Bit
Bit
Addr. _Name
Default
Value
7
0xEF I2CEN
0
6-5
0xEE – I2CR[1:0]
0
0xED
Description
I2C enable bit
When this bit is set to logic one, the I2C interface is enabled. A write to the
I2CADR SFR will start a communication
I2C SCLK frequency
[1:0]
Rev. PrD | Page 129 of 140