English
Language : 

ADATE206 Datasheet, PDF (10/16 Pages) Analog Devices – 500 MHz Dual DCL
ADATE206
Table 3. Pin Function Descriptions
Pin No.
Mnemonic
1
VCOM_1
2
GNDREF_1
3
VIOH_1
4
VIOL_1
5, 12, 20, 21, 36, GND
40, 55, 56, 64, 71,
76, 79, 83, 93, 97,
100
6
D_INV_1
7
VIT_1
8
VIL_1
9
VIH_1
10
CLAMPL_1
11
CLAMPH_1
13
CLLM_1
14
LDEN_1
15
VTEN_1
16, 17, 33, 43, 59,
60, 84, 87, 92
18 19, 57, 58, 77,
78, 89, 98, 99
22
23
VEE
VCC
DR_DATA_P_1
DR_DATA_P_T_1
24
DR_DATA_N_T_1
25
DR_DATA_N_1
26
DR_EN_P_1
27
28
29
30, 46
31
32
34
35
37, 39
38
41
42
44
45
DR_EN_P_T_1
DR_EN_N_T_1
DR_EN_N_1
NC
COMP_H_P_1
COMP_H_N_1
COMP_L_P_1
COMP_L_N_1
SLEW1, SLEW0
CMOS_VDD
COMP_L_N_2
COMP_L_P_2
COMP_H_N_2
COMP_H_P_2
Description
Commutation Reference Voltage.
Reference GND for VIOL, VIOH.
Program Voltage for IOH (Sink).
Program Voltage for IOL (Source).
Device Ground.
Driver Invert.
Driver Term Voltage Reference.
Driver Low Voltage Reference.
Driver High Voltage Reference.
Low Clamp.
High Clamp.
Comparator Low Leakage Mode.
Determines Whether LD Responds to DR_EN_1 or is Disabled (see Table 4).
Low Speed Control Signal. When high, DR_EN_1 forces driver output to VIT. Otherwise, DR_EN_1
forces driver to high impedance (see Table 4).
Negative Power Supply.
Positive Power Supply.
High Speed Data Inputs. Sets high/low state of driver output (see Table 4).
Termination Resistor for HS Inputs. Opposite end of each 50 Ω termination resistor goes to the
appropriate signal.
Termination Resistors for HS Inputs. Opposite end of each 50 Ω termination resistor goes to the
appropriate signal.
Complement of DR_DATA_P_1.
High Speed Enable Inputs. Multifunction depending on status of VTEN_1 and LDEN_1. Causes driver
to enter/leave inhibit; driver to enter/leave termination mode; load to leave/enter inhibit
(see Table 4).
Termination Resistor for HS Inputs. Opposite end of each 50 Ω termination resistor goes to the
appropriate signal.
Termination Resistor for HS Inputs. Opposite end of each 50 Ω termination resistor goes to the
appropriate signal.
Complement of DR_EN_P_1.
No Connect.
High Comparator Output.
Complement of COMP_H_P_1.
Low Comparator Output.
Complement of COMP_L_P_1.
Logic Signals Controlling Driver Slew Rates for Both Drivers. 00 codes for maximum slew voltage; 11
codes for minimum slew voltage.
CMOS Supply (Internal ÷ 2 = Single-Ended Logic Reference).
Complement of COMP_L_P_1.
Low Comparator Output.
Complement of COMP_H_P_1.
High Comparator Output.
Rev. 0 | Page 10 of 16