AD9371 Datasheet, PDF (1/60 Pages) Analog Devices – Dual differential transmitters

Data Sheet
Integrated, Dual RF Transceiver
with Observation Path
AD9371
FEATURES
Dual differential transmitters (Tx)
Dual differential receivers (Rx)
Observation receiver (ORx) with 2 inputs
Sniffer receiver (SnRx) with 3 inputs
Tunable range: 300 MHz to 6000 MHz
Tx synthesis bandwidth (BW) to 250 MHz
Rx BW: 8 MHz to 100 MHz
Supports frequency division duplex (FDD) and time division
duplex (TDD) operation
Fully integrated independent fractional-N radio frequency (RF)
synthesizers for Tx, Rx, ORx, and clock generation
JESD204B digital interface
APPLICATIONS
3G/4G micro and macro base stations (BTS)
3G/4G multicarrier picocells
FDD and TDD active antenna systems
Microwave, nonline of sight (NLOS) backhaul systems
GENERAL DESCRIPTION
The AD9371 is a highly integrated, wideband RF transceiver
offering dual channel transmitters and receivers, integrated
synthesizers, and digital signal processing functions. The IC
delivers a versatile combination of high performance and low
power consumption required by 3G/4G micro and macro BTS
equipment in both FDD and TDD applications. The AD9371
operates from 300 MHz to 6000 MHz, covering most of the
licensed and unlicensed cellular bands. The IC supports receiver
bandwidths up to 100 MHz. It also supports observation receiver
and transmit synthesis bandwidths up to 250 MHz to
accommodate digital correction algorithms.
The transceiver consists of wideband direct conversion signal
paths with state-of-the-art noise figure and linearity. Each complete
receiver and transmitter subsystem includes dc offset correction,
quadrature error correction (QEC), and programmable digital
filters, eliminating the need for these functions in the digital
baseband. Several auxiliary functions such as an auxiliary analog-
to-digital converter (ADC), auxiliary digital-to-analog converters
(DACs), and general-purpose input/outputs (GPIOs) are integrated
to provide additional monitoring and control capability.
An observation receiver channel with two inputs is included to
monitor each transmitter output and implement interference
mitigation and calibration applications. This channel also connects
to three sniffer receiver inputs that can monitor radio activity in
different bands.
Rev. A
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
RX1+
RX1–
RX2+
RX2–
RX_EXTLO+
RX_EXTLO–
TX1+
TX1–
TX2+
TX2–
FUNCTIONAL BLOCK DIAGRAM
AD9371
RX1
RX2
LPF
ADC
LPF
ADC
EXTERNAL
OPTION
LO
GENERATOR
RF
SYNTHESIZER
DECIMATION,
pFIR,
DC OFFSET
QEC,
TUNING,
RSSI,
OVERLOAD
MICRO-
CONTROLLER
TX1
TX2
LPF
DAC
LPF
DAC
SPI
PORT
pFIR,
QEC,
INTERPOLATION
TX_EXTLO+
TX_EXTLO–
EXTERNAL
OPTION
LO
GENERATOR
LO
GENERATOR
RF
SYNTHESIZER
RF
SYNTHESIZER
ORX1+
ORX1–
ORX2+
ORX2–
OBSERVATION
Rx
GPIO
AUXADC
AUXDAC
CLOCK
GENERATOR
SNRXA+
SNRXA–
SNRXB+
SNRXB–
SNRXC+
SNRXC–
SNIFFER
Rx
LPF
DECIMATION,
ADC
pFIR,
AGC,
DC OFFSET,
LPF
QEC,
ADC
TUNING,
RSSI,
OVERLOAD
NOTES
1. FOR JESD204B PINS, SEE FIGURE 4.
Figure 1.
The high speed JESD204B interface supports lane rates up to
6144 Mbps. Four lanes are dedicated to the transmitters and four
lanes are dedicated to the receiver and observation receiver channels.
The fully integrated phase-locked loops (PLLs) provide high
performance, low power fractional-N frequency synthesis for
the transmitter, the receiver, the observation receiver, and the
clock sections. Careful design and layout techniques provide the
isolation demanded in high performance base station applications.
All voltage controlled oscillator (VCO) and loop filter components
are integrated to minimize the external component count.
A 1.3 V supply is required to power the core of the AD9371, and
a standard 4-wire serial port controls it. Other voltage supplies
provide proper digital interface levels and optimize transmitter
and auxiliary converter performance. The AD9371 is packaged in a
12 mm × 12 mm, 196-ball chip scale ball grid array (CSP_BGA).
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: [phone]
©2016 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com