English
Language : 

AD6426 Datasheet, PDF (1/50 Pages) Analog Devices – Enhanced GSM Processor
a Enhanced GSM Processor
Preliminary Technical Information
AD6426
FEATURES
Complete Single Chip GSM Processor
Channel Codec Subsystem including
Channel Coder/Decoder
Interleaver/De-interleaver
Encryption/Decryption
Control Processor Subsystem including
16-bit Control Processor (H8/300H)
Parallel and Serial Display Interface
Keypad Interface
EEPROM Interface
SIM-Interface
Universal System Connector Interface
Interface to AD6425
Control of Radio Subsystem
Programmable backlight duty cycle
Real Time Clock with Alarm
Battery ID Chip Interface
DSP Subsystem including
16-bit DSP with ROM coded firmware for
Full rate Speech Encoding/Decoding (GSM 06.10)
Enhanced Full Rate Speech
Encoding/Decoding (GSM 06.60)
Equalization with 16-state Viterbi (Soft Decision)
DTMF and Call Progress Tone Generation
Power Management of Mobile Radio
Slow Clocking scheme for low Idle Mode current
Ultra Low Power Design
On-chip GSM Data Services up to 14.4 kbit/s
JTAG Test Interface
2.4V to 3.3V Operating Voltage
144-Lead LQFP and 144-Lead PBGA packages
APPLICATIONS
GSM 900 / DCS1800 / PCS1900 Mobile Stations (MS)
Compliant to Phase 1 and Phase 2 specifications
GENERAL DESCRIPTION
The AD6426 Enhanced GSM Processor (EGSMP) is the
central component of the highly integrated AD20msp425 GSM
Chipset. Offering a low total chip count, low bill of materials
cost and long talk and standby times, the chipset offers
designers a straightforward route to a highly competitive
product in the GSM/DCS1800 market.
The EGSMP performs all the baseband functions of the Layer
1 processing of the GSM air interface. This includes all data
encoding and decoding processes as well as timing and radio
sub-system control functions.
The EGSMP supports full rate and enhanced full rate speech
traffic as well as a full range of data services including F14.4.
UNIVERSAL
SYSTEM CONN.
INTERFACE
TEST
INTERFACE
SIM
INTERFACE
EEPROM
INTERFACE
CHANNEL
CODEC
DSP
CHANNEL
EQUALIZER
SPEECH
CODEC
MEMORY
INTERFACE
CONTROL
PROCESSOR
VOICEBAND /
BASEBAND
CODEC
INTERFACE
DISPLAY
INTERFACE
RADIO
INTERFACE
ACCESSORY
INTERFACE
KEYPAD /
BACKLIGHT
INTERFACE
Figure 1. Functional Block Diagram
In addition, the EGSMP supports both A5/1 and A5/2
encryption algorithms as well as operation in non-encrypted
mode.
The EGSMP integrates a high performance 16-bit
microprocessor (Hitachi H8/300H), that supports all the GSM
terminal software, including Layer 1, 2 and 3 of the GSM
protocol stack, the MMI and applications software such as
data services, test and maintenance.
The use of the standard H8 processor allows the use of HIOS,
the Hitachi real time kernel, as well as a full range of software
development tools including C compilers, debuggers and in-
circuit emulators. The EGSMP also integrates a high
performance 16-bit Digital Signal Processor (DSP), which
provides speech transcoding and supports all audio functions
in both transmit and receive. In receive it equalizes the
received signal using a 16-state (Viterbi) soft decision
equalizer.
The EGSMP interfaces with all the peripheral sub-systems of
the terminal, including the keypad, memories, display driver,
SIM, DTE and DTA data services interface and radio. It also
has a general purpose interface that can be used to support an
external connection to a car kit or battery charger.
The EGSMP interfaces with the AD6425 or the AD6421
Voiceband/Baseband Codec through a dedicated serial port.
ORDERING GUIDE
Model
Temperature Range Package
AD6426XST
-25°C to +85°C 144-Lead LQFP
AD6426XB
-25°C to +85°C 144-Lead PBGA
This Information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no
obligation regarding future manufacture unless otherwise agreed to in writing. No responsibility is assumed by Analog Devices for its use; nor for any
infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent
rights of Analog Devices.
Revision Preliminary 2.3 (June 9, ´98)
-1-
Confidential Information