SN65LVDM179 Datasheet, PDF (1/20 Pages) Texas Instruments – HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS

SN65LVDM179, SN65LVDM180, SN65LVDM050, SN65LVDM051
HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS
D Low-Voltage Differential Drivers and
Receivers for Half-Duplex Operation
D Signaling Rates up to 400 Mbps
D Bus-Terminal ESD Exceeds 12 kV
D Operates from a Single 3.3 V Supply
D Low-Voltage Differential Signaling with
Typical Output Voltages of 340 mV with a
50-Ω Load
D Propagation Delay Times
– Driver: 1.7 ns Typ
– Receiver: 3.7 ns Typ
D Power Dissipation at 200 MHz
– Driver: 50 mW Typical
– Receiver: 60 mW Typical
D LVTTL Input Levels are 5 V Tolerant
D Driver is High Impedance When Disabled or
With V_CC < 1.5 V
D Receiver has Open-Circuit Fail Safe
D Surface-Mount Packaging
– D Package (SOIC)
– DGK Package (MSOP) (’LVDM179 Only)
description
The
SN65LVDM179,
SN65LVDM180,
SN65LVDM050, and SN65LVDM051 are differen-
tial line drivers and receivers that use low-voltage
differential signaling (LVDS) to achieve signaling
rates as high as 400 Mbps. These circuits are
similar to TIA/EIA-644 standard compliant
devices (SN65LVDS) counterparts, except that
the output current of the drivers is doubled. This
modification provides a minimum differential
output voltage magnitude of 247 mV into a 50-Ω
load and allows double-terminated lines and
half-duplex operation. The receivers detect a
voltage difference of 100 mV with up to 1 V of
ground potential difference between a transmitter
and receiver.
The intended application of these devices and
signaling technique is half-duplex or multiplex
baseband data transmission over controlled
impedance media of approximately 100-Ω
characteristic impedance. The transmission
media may be printed-circuit board traces,
backplanes, or cables.
SLLS324B – DECEMBER 1998 – REVISED MARCH 2000
SN65LVDM179D (Marked as DM179 or LVM179)
SN65LVDM179DGK (Marked as M79)
(TOP VIEW)
V_CC 1
R2
D3
GND 4
8A
7B
6Z
5Y
3
D
2
R
5
Y
6
Z
8
A
7
B
SN65LVDM180D (Marked as LVDM180)
(TOP VIEW)
NC ₁
R₂
RE ₃
DE 4
D5
GND 6
GND 7
14 ^V_CC
13 ^V_CC
12 ^A
11 B
10 Z
9Y
8 NC
5
D
4
DE ₃
RE
2
R
9
Y
10
Z
12
A
11
B
SN65LVDM050D (Marked as LVDM050)
(TOP VIEW)
1B 1
1A 2
1R 3
RE 4
16 V_CC
15 1D
14 1Y
13 1Z
15
1D
12
DE
9
2D
2R 5
2A 6
2B 7
GND 8
12 DE
11 2Z
10 2Y
9 2D
3
1R
4
RE
5
2R
SN65LVDM051D (Marked as LVDM051)
(TOP VIEW)
15
1B 1
1A 2
16 V_CC
15 1D
1D
4
1DE
1R 3 14 1Y
3
1R
1DE 4 13 1Z
2R 5
2A 6
2B 7
GND 8
12 2DE
11 2Z
10 2Y
9 2D
9
2D
12
2DE
5
2R
14
1Y
13
1Z
10
2Y
11
2Z
2
1A
1
1B
6
2A
7
2B
14
1Y
13
1Z
2
1A
1
1B
10
2Y
11
2Z
6
2A
7
2B
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright © 1998, Texas Instruments Incorporated
1