English
Language : 

RL78G1A_15_15 Datasheet, PDF (1/126 Pages) Renesas Technology Corp – Combines Multi-channel 12-Bit A/D Converter, True Low Power Platform (as low as 66 μA/MHz
Datasheet
Specifications in this document are tentative and subject to change.
RL78/G1A
R01DS0151EJ0100
RENESAS MCU
Rev.1.00
2013.09.25
Combines Multi-channel 12-Bit A/D Converter, True Low Power Platform (as low as 66 µA/MHz, and
0.57 µA for RTC + LVD), 1.6 V to 3.6 V operation, 16 to 64 Kbyte Flash, 41 DMIPS at 32 MHz
1. OUTLINE
1.1 Features
Ultra-Low Power Technology
• 1.6 V to 3.6 V operation from a single supply
• Stop (RAM retained): 0.23 µA, (LVD enabled): 0.31
µA
• Halt (RTC + LVD): 0.57 µA
<R> • Snooze: 0.7 mA (UART), 0.6 mA (ADC)
• Operating: 66 µA/MHz
16-bit RL78 CPU Core
• Delivers 41 DMIPS at maximum operating frequency
of 32 MHz
• Instruction Execution: 86% of instructions can be
executed in 1 to 2 clock cycles
• CISC Architecture (Harvard) with 3-stage pipeline
• Multiply Signed & Unsigned: 16 x 16 to 32-bit result in
1 clock cycle
• MAC: 16 x 16 to 32-bit result in 2 clock cycles
• 16-bit barrel shifter for shift & rotate in 1 clock cycle
• 1-wire on-chip debug function
Code Flash Memory
• Density: 16 KB to 64 KB
• Block size: 1 KB
• On-chip single voltage flash memory with protection
from block erase/writing
• Self-programming with secure boot swap function
and flash shield window function
Data Flash Memory
• Data Flash with background operation
• Data flash size: 4 KB
• Erase Cycles: 1 Million (typ.)
• Erase/programming voltage: 1.8 V to 3.6 V
RAM
• 2 KB to 4 KB size options
• Supports operands or instructions
• Back-up retention in all modes
High-speed On-chip Oscillator
<R> • 32 MHz with +/− 1% accuracy over voltage (1.8 V to
3.6 V) and temperature (−20 °C to +85 °C)
• Pre-configured settings: 32 MHz, 24 MHz, 16 MHz,
12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, and 1
MHz
Reset and Supply Management
• Power-on reset (POR) monitor/generator
• Low voltage detection (LVD) with 12 setting options
(Interrupt and/or reset function)
Data Memory Access (DMA) Controller
• Up to 2 fully programmable channels
• Transfer unit: 8- or 16-bit
Multiple Communication Interfaces
• Up to 6 x I2C master
• Up to 1 x I2C multi-master
• Up to 6 x CSI/SPI (7-, 8-bit)
• Up to 3 x UART (7-, 8-, 9-bit)
• Up to 1 x LIN
Extended-Function Timers
• Multi-function 16-bit timers: Up to 8 channels
• Real-time clock (RTC): 1 channel (full calendar and
alarm function with watch correction function)
• Interval Timer: 12-bit, 1 channel
• 15 kHz watchdog timer: 1 channel (window function)
Rich Analog
• ADC: Up to 28 channels, 12-bit resolution, 3.375 µs
conversion time
• Supports 1.6 V
• Internal voltage reference (1.45 V)
• On-chip temperature sensor
Safety Features (IEC or UL 60730 compliance)
• Flash memory CRC calculation
• RAM parity error check
• RAM write protection
• SFR write protection
• Illegal memory access detection
• Clock stop/ frequency detection
• ADC self-test
General Purpose I/O
• 3.6 V tolerant, high-current (up to 20 mA per pin)
• Open-Drain, Internal Pull-up support
Operating Ambient Temperature
• Standard: −40 °C to +85 °C
• Extended: −40 °C to +105 °C
Package Type and Pin Count
From 3 mm x 3 mm to 10 mm x 10 mm
QFP: 48, 64
QFN: 32, 48
LGA: 25
BGA: 64
R01DS0151EJ0100 Rev.1.00
2013.09.25
Page 1 of 123