English
Language : 

NLAS1053_06 Datasheet, PDF (1/10 Pages) ON Semiconductor – 2:1 Mux/Demux Analog Switches
NLAS1053
2:1 Mux/Demux Analog
Switches
The NLAS1053 is an advanced CMOS analog switch fabricated
with silicon gate CMOS technology. It achieves very high speed
propagation delays and low ON resistances while maintaining CMOS
low power dissipation. The device consists of a single 2:1
Mux/Demux (SPDT), similar to ON Semiconductor’s NLAS4053
analog and digital voltages that may vary across the full power supply
range (from VCC to GND).
The inhibit and select input pins have over voltage protection that
allows voltages above VCC up to 7.0 V to be present without damage
or disruption of operation of the part, regardless of the operating
voltage.
Features
• High Speed: tPD = 1 ns (Typ) at VCC = 5.0 V
• Low Power Dissipation: ICC = 2 mA (Max) at TA = 25°C
• High Bandwidth, Improved Linearity, and Low RDSON
• INH Pin Allows a Both Channels ‘OFF’ Condition (With a High)
• RDSON ≅ 25 W, Performance Very Similar to the NLAS4053
• Break Before Make Circuitry, Prevents Inadvertent Shorts
• Useful For Switching Video Frequencies Beyond 50 MHz
• Latchup Performance Exceeds 300 mA
• ESD Performance: HBM > 2000 V; MM > 200 V, CDM > 1500 V
• Tiny US8 Package, Only 2.1 X 3.0 mm
• Pb−Free Package is Available
COM 1
INH 2
N/C 3
GND 4
8 VCC
7 CH0
6 CH1
5 Select
Figure 1. Pin Assignment
http://onsemi.com
US8
US SUFFIX
1
CASE 493−01
MARKING DIAGRAMS
8
AC M G
G
1
AC = Specific Device Code
M = Date Code*
G = Pb−Free Package
(Note: Microdot may be in either location)
*Date Code orientation may vary depending
upon manufacturing location.
ORDERING INFORMATION
Device
NLAS1053US
Package
Shipping†
US8 3000 / Tape & Reel
NLAS1053USG
US8 3000 / Tape & Reel
(Pb−Free)
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
FUNCTION TABLE
INH
Select
Ch 0
H
X
OFF
L
L
ON
L
H
OFF
Ch 1
OFF
OFF
ON
© Semiconductor Components Industries, LLC, 2006
1
May, 2006 − Rev. 2
Publication Order Number:
NLAS1053/D