FRAME-IT-1 Datasheet, PDF (1/2 Pages) Zoran Corporation – Video Deinterlacer

Frame-It-1
Video Deinterlacer
Driving the Digital Lifestyle
DVD
Digital Camera
Digital TV
Imaging
IP Cores
Product Brief
Benefits Overview
Zoran Corporation
1390 Kifer Road
Sunnyvale, CA 94086-5305
Te l 408.523.6500
Fax [phone]
www.zoran.com
Zoran’s Frame-It-1 Video Deinterlacer is a silicon-efficient,
high-performance Intellectual Property Core for video IC designs
requiring progressive video output. Frame-It-1 is based on Zoran’s
extensive experience delivering high quality, high volume video ICs
to major consumer products manufacturers worldwide. Frame-It-1
employs a robust motion detection and an intelligent interpolation
algorithm in a easily implemented, fully synchronous design. 3:2
pulldown, 2:2 pulldown, and bad edit detection enable superior dein-
terlacing of source material orginally from film.
Proven in silicon, the Frame-It-1 Video Deinterlacer greatly reduces
the risk and time involved when integrating the video deinterlacing
Features
function into an IC. Expensive, discrete components can be eliminat-
ed from system designs. Frame-It-1 is designed into Zoran's
Vaddis™ family of DVD decoders, which are in mass production and
are used in brand name consumer products worldwide.
VIP-II Demonstration System
The VIP-II is an FPGA demonstration system for Zoran's IP Core
products. The VIP-II accepts composite video, S-video and compo-
nent video inputs and with its user friendly GUI, enables customers
to thoroughly evaluate the performance of Zoran's IP Core products.
• "I to P" converter
• Converts interlaced video to progressive output video
• Robust motion detection based algorithm
• Weaves still areas of the image
• Advanced interpolation for moving areas of the image
• 3:2 and 2:2 pulldown detection for film modes
Integrated Circuit Applications
• Bad edit detection
• Silicon efficient design
• Requires only a single clock input from 20 to 30 MHz
• Fully synchronous design
• Process technology independent "softcore"
• LCD controllers
• LCD-TV
• PDP-TV
Deliverables
• Projector TV Systems
• Progressive output CRT-TV
• Any IC requiring progressive video output
• Compilable Verilog source code
• Bit-accurate, cycle-accurate C++ model
• Synopsis synthesis scripts
Frame-It-1 Video Deinterlacer Block Diagram
• Test input files
• Documentation
• VIP-II FPGA demonstration system available
Field
Buffers
Line
Buffers
Interlaced Video _{Field Buffer}
Input
Control
7/16/04-TS
Motion
Detector
Input
Control
Adaptive
Bob-
Weave
Output
Control
Optional
Line
Buffers
Deinterlaced Video
Output
Gradient
Detector
Frame-It-1
Video Deinterlacer
Frame-It-1-PB-1.0