English
Language : 

U62256A Datasheet, PDF (8/10 Pages) Zentrum Mikroelektronik Dresden AG – STANDARD 32K X 8 SRAM
◁
U62256A
Read Cycle 1: Ai-controlled (during Read Cycle : E = G = VIL, W = VIH)
Ai
DQi
Output
Previous Data Valid
tv(A)
tcR
Address Valid
ta(A)
Output Data Valid
Read Cycle 2: G-, E-controlled (during Read Cycle: W = VIH)
Ai
E
G
DQi
Output
tsu(A)
tcR
ten(E)
Address Valid
ta(E)
ten(G)
ta(G)
tdis(E)
tdis(G)
High-Z
Output Data Valid
8
April 20, 2004
 ▷