Z80C30 Datasheet, PDF (46/96 Pages) Zilog, Inc. – CMOS SCC SERIAL COMMUNICATIONS CONTROLLER

=&=& &026 6&&
6HULDO &RPPXQLFDWLRQV &RQWUROOHU

LW\ DQG (2) ELWV E\SDVV WKH ),)2 6WDWXV ELWV VHQW WKURXJK WKH
),)2 DUH 5HVLGXH %LWV  2YHUUXQ DQG &5& (UURU
Frame Status FIFO Circuitry
RR1
SCC Status Reg
Residue Bits (3)
Overrun, CRC Error
Byte Counter
5 Bits
14 Bits
FIFO Array
10 Deep by 19 Bits Wide
Reset on Flag Detect
Increment on Byte Detection
Enable Count in SDLC
End of Frame Signal
Status Read Comp
Tail Pointer
4-Bit Counter
Head Pointer
4-Bit Counter
5 Bits
EOF = 1
6 Bits 8 Bits
4-Bit Comparator
Over
Equal
6-Bit MUX
EN
2 Bits
6 Bits
RR1
Bit 7 Bit 6 Bits 5-0
RR6
FIFO Enable
Interface
to SCC
RR7 D5-D0 + RR6 D7-D0
Byte Counter Contains 14 bits
for a 16 KByte maximum count
RR7 D6
FIFO Data available status bit Status Bit set to 1
When reading from FIFO
WR(15) Bit 2
Set Enables
Status FIFO
RR7 D7
FIFO Overflow Status Bit
MSB pf RR(7) is set on Status FIFO overflow
In SDLC Mode the following definitions apply
– All Sent bypasses MUX and equals contents of SCC Status Register
– Parity Bits bypasses MUX and does the same
– EOF is set to 1 whenever reading from the FIFO
)LJXUH  6'/& )UDPH 6WDWXV ),)2
36
)XQFWLRQDO 'HVFULSWLRQ