PSN0800A Datasheet, PDF (1/2 Pages) Z-Communications, Inc – LOW COST - HIGH PERFORMANCE PHASE LOCKED LOOP

9939 Via Pasar • San Diego, CA 92126
TEL [phone] FAX [phone]
PSN0800A
PHASE LOCKED LOOP
Rev A1
PHASE NOISE (1 Hz BW, typical)
-20
-60
-100
FEATURES
• Frequency Range: 787 ^- 821 MHz
• Step Size:
50 _KHz
• _PLL - Style Package
APPLICATIONS
• Basestations
• Mobile Radios
• Satellite Communications
-140
-180
-200
100 Hz
1 kHz
10 kHz
PERFORMANCE SPECIFICATIONS
Frequency Range
RMS Phase Error (100 Hz - 100 KHz)
Harmonic Suppression (2nd, typ.)
Sideband Spurs (typ.)
Power Output
Load Impedance
Step Size
VALUE
787 - 821
2.0
-10
-70
3±2
50
50
Charge Pump Output Current
1000
Switching Speed (typ., adjacent channel)
Startup Lock Time (typ.)
Operating Temperature Range
4
8
-40 to 85
Package Style
PLL
POWER SUPPLY REQUIREMENTS
Supply Voltage (Vcc, nom.)
5
Supply Current (Icc, typ.)
17
All specifications are typical unless otherwise noted and subject to change without notice.
100 kHz
UNITS
MHz
°
dBc
dBc
dBm
Ω
KHz
µΑ
mSec
mSec
°C
Vdc
mA
APPLICATION NOTES
• AN-107 : How to Solder Z-COMM VCOs / PLLs
• AN-200 : Mounting and Grounding of Z-COMM PLLs
• AN-201 : PLL Fundamentals
AN-202 : PLL Functional Description
NOTES:
Reference Oscillator Signal: 5 MHz<f _osc<40 MHz
Frequency Synthesizer: National Semiconductor - LMX2316
© Z-Communications, Inc.
Page 1
All rights reserved