English
Language : 

ZL30409_06 Datasheet, PDF (1/32 Pages) Zarlink Semiconductor Inc – T1/E1 System Synchronizer with Stratum 3 Holdover
Features
• Supports Telcordia GR-1244-CORE Stratum 4
timing for DS1 interfaces
• Supports ETSI ETS 300 011, TBR 4, TBR 12 and
TBR 13 timing for E1 interfaces
• Selectable 19.44 MHz, 2.048 MHz, 1.544 MHz or
8 kHz input reference signals
• Provides C1.5, C2, C4, C6, C8, C16, and C19
(STS-3/OC3 clock divided by 8) output clock
signals
• Provides 5 styles of 8 KHz framing pulses
• Holdover frequency accuracy of 0.05 PPM
• Holdover indication
• Attenuates wander from 1.9 Hz
• Fast lock mode
• Provides Time Interval Error (TIE) correction
• Accepts reference inputs from two independent
sources
• JTAG Boundary Scan
ZL30409
T1/E1 System Synchronizer
with Stratum 3 Holdover
Data Sheet
April 2006
Ordering Information
ZL30409/DDE 48 Pin SSOP
ZL30409/DDF 48 Pin SSOP
ZL30409DDE1 48 Pin SSOP*
ZL30409DDF1 48 Pin SSOP*
Tubes
Tape & Reel
Tubes, Bake & Drypack
Tape & Reel,
Bake & Drypack
*Pb Free Matte Tin
-40°C to +85°C
Applications
• Synchronization and timing control for multitrunk
T1,E1 and STS-3/OC3 systems
• ST-BUS clock and frame pulse sources
Description
The ZL30409 T1/E1 System Synchronizer contains a
digital phase-locked loop (DPLL), which provides timing
and synchronization signals for multitrunk T1 and E1
primary rate transmission links.
The ZL30409 generates ST-BUS clock and framing
signals that are phase locked to either a 19.44 MHz,
2.048 MHz, 1.544 MHz, or 8 kHz input reference.
OSCi
OSCo
TCLR
LOCK
VDD
GND
TCK
TDI
TMS
TRST
TDO
PRI
SEC
RSEL
Master Clock
IEEE
1149.1a
Reference
Select
MUX
TIE
Corrector
Circuit
Selected
Reference
Virtual
Reference
Reference
Select
TIE
Corrector
Enable
State
Select
DPLL
State
Select
Input
Impairment
Monitor
Control State Machine
Feedback
Output
Interface
Circuit
Frequency
Select
MUX
C19o
C1.5o
C2o
C4o
C6o
C8o
C16o
F0o
F8o
F16o
RSP
TSP
MS1 MS2 RST HOLDOVER PCCi FLOCK
FS1
FS2
Figure 1 - Functional Block Diagram
Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912,
France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003-2006, Zarlink Semiconductor Inc. All Rights Reserved.