MT8979 Datasheet, PDF (1/34 Pages) Mitel Networks Corporation – ISO-CMOS ST-BUS™ FAMILY CEPT PCM 30/CRC-4 Framer & Interface

ISO-CMOS ST-BUS^TM Family
MT8979
CEPT PCM 30/CRC-4 Frame & Interface
Data Sheet
Features
• Single chip primary rate 2048 kbit/s CEPT
transceiver with CRC-4 option
• Meets CCITT Recommendation G.704
• Selectable HDB3 or AMI line code
• Tx and Rx frame and multiframe synchronization
signals
• Two frame elastic buffer with 32 µsec jitter buffer
• Frame alignment and CRC error counters
• Insertion and detection of A, B, C, D signalling
bits with optional debounce
• On-chip attenuation ROM with option for ADI
codecs
• Per channel, overall and remote loop around
• ST-BUS compatible
Applications
• Primary rate ISDN network nodes
• Multiplexing equipment
• Private network: PBX to PBX links
• High speed computer to computer links
February 2005
Ordering Information
MT8979AE
MT8979AP
28 Pin PDIP
44 Pin PLCC
MT8979APR 44 Pin PLCC
MT8979AE1 28 Pin PDIP*
MT8979AP1 44 Pin PLCC*
MT8979APR1 44 Pin PLCC*
*Pb Free Matte Tin
-40°C to +85°C
Tubes
Tubes
Tape & Reel
Tubes
Tubes
Tape & Reel
Description
The MT8979 is a single chip CEPT digital trunk
transceiver that meets the requirements of CCITT
Recommendation G.704 for digital multiplex
equipment.
The MT8979 is fabricated in Zarlink’s low power ISO-
CMOS technology.
TxMF
C2i
F0i
RxMF
DSTi
DSTo
ADI
CSTi0
CSTi1
CSTo
XCtl
XSt
ST-BUS
Timing
Circuitry
PCM/Data
Interface
Digital
Attenuator
ROM
2 Frame
Elastic Buffer
with Slip
Control
CEPT
Link
Interface
Remote
&
Digital
Loop-
backs
Serial
Control
Interface
ABCD Bit RAM
Control Logic
Phase
Detector
CEPT
Counter
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 1997-2005, Zarlink Semiconductor Inc. All Rights Reserved.
V_DD
RxD
RxA
RxB
TxA
TxB
E2i
E8Ko
V_SS