English
Language : 

DS182 Datasheet, PDF (67/69 Pages) Xilinx, Inc – DC and AC Switching Characteristics
Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics
Date
02/13/2012
05/23/2012
07/25/2012
09/04/2012
09/26/2012
10/10/2012
10/25/2012
Version
1.4
1.5
1.6
1.7
1.8
1.9
2.0
Description
Updated summary description on page 1. In Table 2, revised VCCO for the 3.3V HR I/O banks and
updated Tj. Added typical values to Table 3. Updated the notes in Table 6. Added MGTAVCC,
MGTAVTT, and MGTVCCAUX power supply ramp times to Table 8. Rearranged Table 9, added
Mobile_DDR, HSTL_I_18, HSTL_II_18, HSUL_12, SSTL135_R, SSTL15_R, and SSTL12 and
removed DIFF_SSTL135, DIFF_SSTL18_I, DIFF_SSTL18_II, DIFF_HSTL_I, and DIFF_HSTL_II.
Added Table 10 and Table 11. Revised the specifications in Table 12 and Table 13. Updated the
eFUSE Programming Conditions section and removed the endurance table. Added the IO_FIFO
Switching Characteristics table. Revised ICCADC and updated Note 1 in Table 70. Revised DDR LVDS
transmitter data width in Table 17. Updated the AC Switching Characteristics based upon the ISE 13.4
v1.03 speed specification throughout document. Removed notes from Table 31 as they are no longer
applicable. Updated specifications in Table 71. Updated Note 1 in Table 40.
In the GTX Transceiver DC Input and Output Levels section: Revised VIN, and added IDCIN and IDCOUT
to Table 54. Added Note 4 to Table 56. In Table 58, revised FGCLK, removed TPHASE, and added
TDLOCK. Revised specifications and added Note 2 to Table 60. Added Table 61 and Table 62 along with
GTX Transceiver Protocol Jitter Characteristics in Table 63 through Table 68.
Reorganized entire data sheet including adding Table 47 and Table 51.
Updated TSOL in Table 1. Updated IBATT and added RIN_TERM to Table 3. Added values to Table 6 and
Table 7. Updated Power-On/Off Power Supply Sequencing, page 6 with regards to GTX transceivers.
Updated many parameters in Table 9 including SSTL135 and SSTL135_R. Removed VOX column and
added DIFF_HSUL_12 to Table 11. Updated VOL in Table 12. Updated Table 17 and removed notes 2
and 3. Updated Table 18.
Updated the AC Switching Characteristics based upon the ISE 14.1 v1.04 for the -3, -2, -2L (1.0V), -1,
and -2L (0.9V) speed specifications throughout the document.
In Table 34, updated Reset Delays section including Note 10 and Note 11. Added data for TLOCK and
TDLOCK in Table 58. Updated many of the XADC specifications in Table 70 and added Note 2. Updated
and moved Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK section from
Table 71 to Table 41 and Table 42.
Updated the descriptions, changed VIN and Note 2 and added Note 4 in Table 1. In Table 2, changed
descriptions and notes, removed Note 7, changed GTX transceiver parameters and values and added
Note 12. Updated parameters in Table 3. Added Table 4 and Table 5.
Changed the typical values for many of the devices in Table 7. Updated LVCMOS12 and the SSTLs in
Table 9. Updated many of the specifications in Table 10 and Table 11.
Updated speed specification to v1.06 (-3, -2, -2L(1.0V), -1) and v1.05 (-2L(0.9V)) with appropriate
changes to Table 15 and Table 16 including production release of the XC7K325T and the XC7K410T
in the -2, -2L(1.0V), and -1 speed designations.
Added notes and specifications to Table 18 and Table 19.
Updated the IOB Pad Input/Output/3-State discussion and changed Table 22 by adding
TIOIBUFDISABLE.
Removed many of the combinatorial delay specifications and TCINCK/TCKCIN from Table 31.
Rearranged Table 54 including moving some parameters to Table 1. Added Table 59. Updated
Table 60. In Table 62, updated SJ Jitter Tolerance with Stressed Eye section, page 59 and Note 8.
Added Note 1, Note 2, and Note 2 to Table 65. Added Note 1 and Note 2 to Table 66, and line rate
ranges. Updated Table 67 including adding Note 1. Updated Table 68 including adding Note 1.
In Table 70 updated Note 1 and added Note 4. In Table 71, updated TPOR and FEMCCK.
Updated Table 15 and Table 16 for production release of the XC7K160T in the -2, -2L(1.0V), and -1
speed designations.
In Table 2, revised VCCINT and VCCBRAM and added Note 3. Updated Table 15 and Table 16 for
production release of the XC7K480T in the -2, -2L(1.0V), and -1 speed designations and the
XC7K325T and XC7K410T in the -3 speed designation.
Updated the ICCINTMIN value for the XC7K355T in Table 7. Updated Table 15 and Table 16 for
production release of the XC7K420T in the -2, -2L(1.0V), and -1 speed designations.
Updated the AC Switching Characteristics based upon ISE 14.3 v1.07 for the -3, -2, -2L (1.0V), -1
speed specifications, and ISE 14.3 v1.06 for the -2L (0.9V) speed specifications throughout the
document.
Updated Table 15 and Table 16 for production release of the XC7K355T in the -2, -2L(1.0V), and -1
speed designations. Also updated Table 15 and Table 16 for production release of the XC7K325T and
XC7K410T in the -2L (0.9V).
Added values for Table 17 -2L (0.9V). Added package skew values to Table 53. In Table 56, increased
-1 speed grade (FF package) FGTXMAX value from 6.6 Gb/s to 8.0 Gb/s.
DS182 (v2.15) November 24, 2015
Product Specification
www.xilinx.com
Send Feedback
67