XCCACE-TQG144I Datasheet, PDF (35/69 Pages) Xilinx, Inc – System ACE CompactFlash Solution

R
System ACE CompactFlash Solution
Boundary Scan Register
Identifcation Register
Bypass Register
Instruction Register
TSTTDI
TSTTMS
TSTTCK
CFGDATA (from core)
TAP
Controller
Logic
1
CFGTDO
0
CFGSEL (from core)
CFGTDI
TSTTDO
CFGTCK
CFGTMS
DS080_45_030801
Figure 16: Test JTAG Interface Block Diagram
The JTAG signals are directly multiplexed from the respective configuration source. The TSTJTAG logic is connected to the
CFGJTAG port as long as the CompactFlash and MPU interfaces are not connected to the CFGJTAG port. Outlined in the
following sections are the details of the JTAG interface for the System ACE CF controller.
The available Boundary-Scan registers for the System ACE CF controller are shown in Table 21.
Table 21: System ACE CF Controller Boundary-Scan Registers
Register Name
Register Length
Description
Instruction Register
8 bits
Holds current instruction OPCODE and captures internal device status.
Boundary-Scan Register
109 bits
Controls and observes input, output, and output enable.
Identification Register
32 bits
Captures device IDCODE.
Bypass Register
1 bit
Device bypass.
Instruction Register
The Instruction Register (IR) for the System ACE CF controller is eight bits wide and is connected between TDI and TDO
during an instruction scan sequence. The Instruction Register is parallel loaded with a fixed instruction capture pattern in
preparation for an instruction sequence. This pattern is shifted out onto TDO (LSB first), while an instruction is shifted into
the instruction register from TDI. This pattern is illustrated in Table 22.
Table 22: Instruction Register Values Loaded into IR During Instruction Scan Sequence
IR[7]
IR[6]
IR[5]
IR[4]
IR[3]
CFGINSTRERR
CFGFAILED
CFGREADERR
CFCERROR
CFGERROR
(MPU ERRORREG (MPU ERRORREG (MPU ERRORREG (MPU STATUSREG (MPU STATUSREG
register bit)
register bit)
register bit)
register bit)
register bit)
IR[2]
CFGDONE
IR[1:0]
01
The optional IDCODE instruction is supported in addition to the mandatory instructions (BYPASS, SAMPLE/PRELOAD, and
EXTEST). The binary values for these instructions are listed in Figure 23, page 36.
DS080 (v2.0) October 1, 2008
www.xilinx.com
35
Product Specification