DS211 Datasheet, PDF (1/7 Pages) Xilinx, Inc – Fully synchronous design using a single clock

DS211 February 3, 2015
IEEE 802.16 Compatible Turbo
Product Code Encoder v1.0
Product Specification
Features
• Performs TPC encoding as defined in the IEEE
802.16 and 802.16a standards
• Optimized for Virtex®-II and Virtex-II Pro FPGAs,
using structural VHDL and relationally placed
macro (RPM) technology for maximum and
predictable performance. Spartan®-3 and Virtex-4
device families are supported with a non-RPM
version.
• Block sizes from 64 bits to 4 Kbits, 64 possible
product codes
• Fully synchronous design using a single clock
• Separate input and output enables allow flexible
handling of data flow
• Up to 8 Kbits of internal buffering
• Low latency (13 clocks) independent of code type
• Requires 80 slices and 2 block RAMs
• Maximum clock rate and encoded data rate of 285
MHz in Virtex-II (-6), 340 MHz in Virtex-II Pro (-7),
200 MHz in Spartan-3 (-5), and 312 MHz in
Virtex-4 (-10) FPGAs
Applications
The TPC Encoder core is designed to operate in local
multi-point distribution service (LMDS) and multi-
channel multi-point distribution service (MMDS) com-
munication systems.
The TPC Encoder core is especially useful for those
communication links that require high data rates, low
latency, high code rates, high spectral efficiency, and a
high degree of forward error correction capability.
Turbo Product Codes offer a higher performance alter-
native to Reed-Solomon or Reed-Solomon concate-
nated with Viterbi error correction methods.
LogiCORE™ Facts
Core Specifics
Supported Device
Family
Virtex-II, Virtex-II Pro, Virtex-4
and Spartan-3
Resources Used
I/O
LUTs FFs
Block
RAMs
17
112 136
2
Special Features
RPM core
Provided with Core
Documentation
Product Specification
Design File Formats
VHDL
Constraints File
.ucf (user constraints file)
Verification
VHDL Test Bench
Instantiation Template
VHDL Wrapper
Design Tool Requirements
Xilinx® Implementation
Tools
ISE® 4.2.03i or later
Verification
Mentor Graphics®
ModelSim® PE 5.4e
Simulation
Mentor Graphics ModelSim PE 5.4e
Synthesis
Synplicity® Synplify Pro® 7.1
Support
Provided by Xilinx, Inc.
© 2002-2015 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All
other trademarks are the property of their respective owners.
DS211 February 3, 2015
www.xilinx.com
1
Product Specification