X25128 Datasheet, PDF (2/15 Pages) Xicor Inc. – SPI Serial E 2 PROM with Block Lock TM Protection

X25128
PIN DESCRIPTIONS
Serial Output (SO)
SO is a push/pull serial data output pin. During a read
cycle, data is shifted out on this pin. Data is clocked
out by the falling edge of the serial clock.
Serial Input (SI)
SI is the serial data input pin. All opcodes, byte
addresses, and data to be written to the memory are
input on this pin. Data is latched by the rising edge of
the serial clock.
Serial Clock (SCK)
The Serial Clock controls the serial bus timing for data
input and output. Opcodes, addresses, or data present
on the SI pin are latched on the rising edge of the
clock input, while data on the SO pin change after the
falling edge of the clock input.
Chip Select (CS)
When CS is high, the X25128 is deselected and the
SO output pin is at high impedance and unless an
internal write operation is underway, the X25128 will
be in the standby power mode. CS low enables the
X25128, placing it in the active power mode. It should
be noted that after power-up, a high to low transition
on CS is required prior to the start of any operation.
Write Protect (WP)
When WP is low and the nonvolatile bit WPEN is “1”,
nonvolatile writes to the X25128 status register are
disabled, but the part otherwise functions normally.
When WP is held high, all functions, including nonvola-
tile writes operate normally. WP going low while CS is
still low will interrupt a write to the X25128 status
register. If the internal write cycle has already been
initiated, WP going low will have no effect on a write.
The WP pin function is blocked when the WPEN bit in
the status register is “0”. This allows the user to install
the X25128 in a system with WP pin grounded and still
be able to write to the status register. The WP pin func-
tions will be enabled when the WPEN bit is set “0”.
Hold (HOLD)
HOLD is used in conjunction with the CS pin to select
the device. Once the part is selected and a serial
sequence is underway, HOLD may be used to pause
the serial communication with the controller without
resetting the serial sequence. To pause, HOLD must
be brought low while SCK is Low. To resume commu-
nication, HOLD is brought high, again while SCK is
low. If the pause feature is not used, HOLD should be
held high at all times.
PIN CONFIGURATION
.344”
CS
SO
NC
NC
NC
WP
VSS
14 Lead SOIC
1
14
2
13
3
12
4
11
X24128
5
10
6
9
7
8
.244”
Not to scale
VCC
HOLD
NC
NC
NC
SCK
SI
.394”
CS
SO
NC
NC
NC
NC
WP
VSS
16 Lead SOIC
1
16
2
15
3
14
4
13
X25128
5
12
6
11
7
10
8
9
VCC
HOLD
NC
NC
NC
NC
SCK
SI
.244”
CS
.430” ^SO
WP
VSS
8 Lead PDIP
1
8
2
7
X25128
3
6
4
5
.325”
VCC
HOLD
SCK
SI
3091 FM 02
PIN NAMES
Symbol
CS
SO
SI
SCK
WP
V_SS
V_CC
HOLD
NC
Description
Chip Select Input
Serial Output
Serial Input
Serial Clock Input
Write Protect Input
Ground
Supply Voltage
Hold Input
No Connect
3091 FM T01
2