English
Language : 

X9110 Datasheet, PDF (12/21 Pages) Xicor Inc. – Single Digitally-Controlled (XDCP) Potentiometer
X9110 – Preliminary Information
Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used
as a potentiometer.
(2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a
potentiometer. It is a measure of the error in step size.
(3) MI = RTOT / 1023 or (RH – RL) / 1023, single pot
(4) VCC, V+, V- must reach their final values within 1 msec of each other.
(5) n = 0, 1, 2, …,1023; m =0, 1, 2, …, 1022.
D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)
Symbol
ICC1
ICC2
ISB
ILI
ILO
VIH
VIL
VOL
VOH
VOH
Parameter
VCC supply current
(active)
VCC supply current
(nonvolatile write)
VCC current (standby)
Input leakage current
Output leakage current
Input HIGH voltage
Input LOW voltage
Output LOW voltage
Output HIGH voltage
Output HIGH voltage
Min.
Limits
Typ. Max.
400
1
5
3
VCC x 0.7
–1
VCC - 0.8
VCC - 0.4
10
10
VCC + 1
VCC x 0.3
0.4
Units
µA
mA
µA
µA
µA
V
V
V
V
V
Test Conditions
fSCK = 2.5 MHz, SO = Open, VCC = 5.5V
Other Inputs = VSS
fSCK = 2.5MHz, SO = Open, VCC = 5.5V
Other Inputs = VSS
SCK = SI = VSS, Addr. = VSS,
CS = VCC = 5.5V
VIN = VSS to VCC
VOUT = VSS to VCC
IOL = 3mA
IOH = -1mA, VCC ≥ +3V
IOH = -0.4mA, VCC ≤ +3V
ENDURANCE AND DATA RETENTION
Parameter
Minimum Endurance
Data Retention
Min.
100,000
100
Units
Data changes per bit per register
years
CAPACITANCE
Symbol
CIN/OUT(4)(6)
COUT(6)
CIN(6)
Test
Input/Output capacitance (SI)
Output capacitance (SO)
Input capacitance (A0, CS, WP, HOLD, and SCK)
Max.
8
8
6
Units
pF
pF
pF
Test Conditions
VOUT = 0V
VOUT = 0V
VIN = 0V
POWER-UP TIMING
Symbol
Parameter
Min.
Max.
Units
tr VCC(6)
VCC Power-up Rate
0.2
tPUR(7)
Power-up to Initiation of read operation
tPUW(7)
Power-up to Initiation of write operation
50
V/ms
1
ms
50
ms
Notes: (6) This parameter is not 100% tested
(7) tPUR and tPUW are the delays required from the time the (last) power supply (Vcc-) is stable until the specific instruction can be
issued. These parameters are not 100% tested.
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice. 12 of 21