X98027 Datasheet, PDF (1/1 Pages) Xicor Inc. – PRELIMINARY INFORMATION

Key Features
– Resolutions Up To QXGA 60Hz
– 250ps Long Term Jitter
– 64 Phase Choices
– Zero Offset Error/Offset Drift
X98027
275MHz Triple Video Digitizer
with Digital PLL
PRELIMINARY INFORMATION
FEATURES
• 275MSPS maximum conversion rate
• 64 interpixel sampling positions
• Low long-term PLL clock jitter (250ps p-p @ 275MSPS)
• Programmable input bandwidth (100MHz to 780MHz)
• 2 channel input multiplexer
• RGB and YUV 4:2:2 output formats
• 4 embedded voltage regulators allow operation from
single 3.3V supply and enhance performance, isolation
• Completely independent 8 bit gain/10 bit offset control
• CSYNC and SOG support
• Trilevel Sync detection
• 1180mW typical PD @ 275MSPS
APPLICATIONS
• LCD Monitors and Projectors
• Digital TVs
• Plasma Display Panels
• RGB Graphics Processing
• Scan Converters
DESCRIPTION
The X98027 3-channel, 8-bit Analog Front End (AFE) contains
all the components necessary to digitize analog RGB or YUV
graphics signals from personal computers, workstations and
video set-top boxes. The fully differential analog design provides
high PSRR and dynamic performance to meet the strigent
requirements of the graphics display industry. The 275MSPS
conversion rate supports resolutions up to QXGA at 60Hz
refresh rate, while the front end's high input bandwidth ensures
sharp images at the highest resolution.
To minimize noise, the X98027's analog section features 2 sets
of pseudo-differential RGB inputs with programmable input
bandwidth, as well as internal DC restore clamping (including
mid-scale clamping for YUV signals). This is followed by the
programmable gain/offset stage and the three 275MSPS
Analog-to-Digital Converters (ADCs). All necessary reference
voltages are internally generated.
The X98027's digital PLL generates a pixel clock from the analog
source's HSYNC or SOG (Sync-On-Green) signals. Pixel clock
output frequencies range from 10MHz to 275MHz with long-term
clock jitter less than 250ps peak to peak.
BLOCK DIAGRAM
V_CLAMP
Offset
DAC
Auto Black
10
Level
Compensation
R_IN1
V_IN+
R_IN2
V_IN-
PGA ₊ 8 bit ADC
8
8
R_P[7:0]
8
R_S[7:0]
G_IN1
RGB_GND1
G_IN2
RGB_GND2
B_IN1
B_IN2
V_CLAMP
V_IN+
V_IN-
PGA
V_CLAMP
V_IN+
V_IN-
PGA
Offset
DAC
Auto Black
10
Level
Compensation
+ ^{8 bit ADC}
8
Offset
DAC
Auto Black
10
Level
Compensation
+ ^{8 bit ADC}
8
8
G_P[7:0]
8
G_S[7:0]
8
B_P[7:0]
8
B_S[7:0]
SOG_IN1
SOG_IN2
HSYNC_IN1
HSYNC_IN2
VSYNC_IN1
VSYNC_IN2
CLOCKINV
XTAL_IN
XTAL_OUT
SCL
SDA
SADDR
Sync
Processing
Digital PLL
Serial
Interface
AFE Configuration
and Control
DATACLK
DATACLK
HS_OUT
VS_OUT
HSYNC_OUT
VSYNC_OUT
XTALCLK_OUT
REV 0.7 9/21/03
www.xicor.com
Characteristics subject to change without notice